Go to the documentation of this file.
222 __IO uint32_t tmpmrd = 0;
396 gpio_init_structure.
Speed = GPIO_SPEED_HIGH;
FMC SDRAM Timing parameters structure definition.
#define __HAL_LINKDMA(__HANDLE__, __PPP_DMA_FIELD__, __DMA_HANDLE__)
uint8_t BSP_SDRAM_ReadData(uint32_t uwStartAddress, uint32_t *pData, uint32_t uwDataSize)
Reads an amount of data from the SDRAM memory in polling mode.
uint8_t BSP_SDRAM_Init(void)
Initializes the SDRAM device.
static FMC_SDRAM_TimingTypeDef Timing
#define FMC_SDRAM_COLUMN_BITS_NUM_8
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram, void *Params)
Initializes SDRAM MSP.
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
DMA handle Structure definition.
GPIO Init structure definition
#define DMA_PDATAALIGN_WORD
#define SDRAM_MODEREG_CAS_LATENCY_3
#define GPIO_AF12_FMC
AF 12 selection.
uint32_t ExitSelfRefreshDelay
#define FMC_SDRAM_INTERN_BANKS_NUM_4
#define DMA_MEMORY_TO_MEMORY
#define FMC_SDRAM_CMD_AUTOREFRESH_MODE
#define SDRAM_DMAx_STREAM
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
uint32_t AutoRefreshNumber
#define __HAL_RCC_GPIOE_CLK_ENABLE()
HAL_StatusTypeDef HAL_SDRAM_Write_DMA(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize)
FMC_SDRAM_InitTypeDef Init
#define FMC_SDRAM_ROW_BITS_NUM_12
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
uint32_t PeriphDataAlignment
#define SDRAM_MEMORY_WIDTH
uint8_t BSP_SDRAM_DeInit(void)
DeInitializes the SDRAM device.
void HAL_Delay(uint32_t Delay)
This function provides minimum delay (in milliseconds) based on variable incremented.
HAL_StatusTypeDef HAL_SDRAM_Read_DMA(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize)
#define DMA_MBURST_SINGLE
uint32_t LoadToActiveDelay
#define __HAL_RCC_GPIOD_CLK_ENABLE()
#define SDRAM_DMAx_CHANNEL
#define SDRAM_MODEREG_BURST_LENGTH_1
FMC SDRAM Mode definition register defines.
#define FMC_SDRAM_CMD_PALL
SDRAM_HandleTypeDef sdramHandle
#define FMC_SDRAM_CMD_CLK_ENABLE
void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init)
__weak void BSP_SDRAM_MspDeInit(SDRAM_HandleTypeDef *hsdram, void *Params)
DeInitializes SDRAM MSP.
HAL_StatusTypeDef HAL_SDRAM_Write_32b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize)
#define __HAL_RCC_GPIOF_CLK_ENABLE()
#define DMA_PRIORITY_HIGH
DMA_Stream_TypeDef * Instance
uint8_t BSP_SDRAM_ReadData_DMA(uint32_t uwStartAddress, uint32_t *pData, uint32_t uwDataSize)
Reads an amount of data from the SDRAM memory in DMA mode.
uint32_t MemDataAlignment
This file contains the common defines and functions prototypes for the stm32f769i_discovery_sdram....
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
Programs the SDRAM device.
uint32_t WriteRecoveryTime
#define FMC_SDRAM_CMD_LOAD_MODE
#define FMC_SDRAM_CAS_LATENCY_3
HAL_StatusTypeDef HAL_SDRAM_Read_32b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize)
HAL_StatusTypeDef HAL_SDRAM_DeInit(SDRAM_HandleTypeDef *hsdram)
#define DMA_PBURST_SINGLE
#define FMC_SDRAM_CMD_TARGET_BANK1
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
static FMC_SDRAM_CommandTypeDef Command
#define __HAL_RCC_FMC_CLK_ENABLE()
Enables or disables the AHB3 peripheral clock.
#define FMC_SDRAM_WRITE_PROTECTION_DISABLE
#define DMA_FIFOMODE_DISABLE
#define SDRAM_OK
SDRAM status structure definition
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
FMC_SDRAM_TypeDef * Instance
#define SDRAM_MODEREG_OPERATING_MODE_STANDARD
#define __HAL_RCC_GPIOG_CLK_ENABLE()
#define SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL
uint8_t BSP_SDRAM_WriteData(uint32_t uwStartAddress, uint32_t *pData, uint32_t uwDataSize)
Writes an amount of data to the SDRAM memory in polling mode.
SDRAM command parameters structure definition.
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
#define FMC_SDRAM_RBURST_ENABLE
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
uint32_t ModeRegisterDefinition
uint8_t BSP_SDRAM_WriteData_DMA(uint32_t uwStartAddress, uint32_t *pData, uint32_t uwDataSize)
Writes an amount of data to the SDRAM memory in DMA mode.
uint32_t ColumnBitsNumber
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
uint32_t InternalBankNumber
#define __DMAx_CLK_ENABLE
#define DMA_FIFO_THRESHOLD_FULL
uint8_t BSP_SDRAM_Sendcmd(FMC_SDRAM_CommandTypeDef *SdramCmd)
Sends command to the SDRAM bank.
#define __HAL_RCC_GPIOH_CLK_ENABLE()
#define SDRAM_MODEREG_WRITEBURST_MODE_SINGLE
SDRAM handle Structure definition.
#define __HAL_RCC_GPIOI_CLK_ENABLE()
#define DMA_MDATAALIGN_WORD
#define FMC_SDRAM_RPIPE_DELAY_0