Define DVX_SYSINFO_LOGIC_CLOCK

Define Documentation

DVX_SYSINFO_LOGIC_CLOCK

Parameter address for module DVX_SYSINFO: read-only parameter, the frequency in MHz at which the main FPGA/CPLD logic is running. This is reserved for internal use and should not be used by anything other than libcaer.