Macros
APB1 Peripheral Clock Enable Disable Status

Get the enable or disable status of the APB1 peripheral clock. More...

Collaboration diagram for APB1 Peripheral Clock Enable Disable Status:

Macros

#define __HAL_RCC_I2C1_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) == RESET)
 
#define __HAL_RCC_I2C1_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) == RESET)
 
#define __HAL_RCC_I2C1_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) == RESET)
 
#define __HAL_RCC_I2C1_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) != RESET)
 
#define __HAL_RCC_I2C1_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) != RESET)
 
#define __HAL_RCC_I2C1_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) != RESET)
 
#define __HAL_RCC_I2C2_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) == RESET)
 
#define __HAL_RCC_I2C2_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) == RESET)
 
#define __HAL_RCC_I2C2_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) == RESET)
 
#define __HAL_RCC_I2C2_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) != RESET)
 
#define __HAL_RCC_I2C2_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) != RESET)
 
#define __HAL_RCC_I2C2_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) != RESET)
 
#define __HAL_RCC_PWR_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) == RESET)
 
#define __HAL_RCC_PWR_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) == RESET)
 
#define __HAL_RCC_PWR_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) == RESET)
 
#define __HAL_RCC_PWR_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) != RESET)
 
#define __HAL_RCC_PWR_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) != RESET)
 
#define __HAL_RCC_PWR_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) != RESET)
 
#define __HAL_RCC_SPI2_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) == RESET)
 
#define __HAL_RCC_SPI2_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) == RESET)
 
#define __HAL_RCC_SPI2_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) == RESET)
 
#define __HAL_RCC_SPI2_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) != RESET)
 
#define __HAL_RCC_SPI2_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) != RESET)
 
#define __HAL_RCC_SPI2_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) != RESET)
 
#define __HAL_RCC_TIM5_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) == RESET)
 
#define __HAL_RCC_TIM5_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) == RESET)
 
#define __HAL_RCC_TIM5_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) == RESET)
 
#define __HAL_RCC_TIM5_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) != RESET)
 
#define __HAL_RCC_TIM5_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) != RESET)
 
#define __HAL_RCC_TIM5_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) != RESET)
 
#define __HAL_RCC_USART2_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) == RESET)
 
#define __HAL_RCC_USART2_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) == RESET)
 
#define __HAL_RCC_USART2_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) == RESET)
 
#define __HAL_RCC_USART2_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) != RESET)
 
#define __HAL_RCC_USART2_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) != RESET)
 
#define __HAL_RCC_USART2_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) != RESET)
 
#define __HAL_RCC_WWDG_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) == RESET)
 
#define __HAL_RCC_WWDG_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) == RESET)
 
#define __HAL_RCC_WWDG_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) == RESET)
 
#define __HAL_RCC_WWDG_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) != RESET)
 
#define __HAL_RCC_WWDG_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) != RESET)
 
#define __HAL_RCC_WWDG_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) != RESET)
 

Detailed Description

Get the enable or disable status of the APB1 peripheral clock.

Note
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it.

Macro Definition Documentation

◆ __HAL_RCC_I2C1_IS_CLK_DISABLED [1/3]

#define __HAL_RCC_I2C1_IS_CLK_DISABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) == RESET)

◆ __HAL_RCC_I2C1_IS_CLK_DISABLED [2/3]

#define __HAL_RCC_I2C1_IS_CLK_DISABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) == RESET)

◆ __HAL_RCC_I2C1_IS_CLK_DISABLED [3/3]

#define __HAL_RCC_I2C1_IS_CLK_DISABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) == RESET)

◆ __HAL_RCC_I2C1_IS_CLK_ENABLED [1/3]

#define __HAL_RCC_I2C1_IS_CLK_ENABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) != RESET)

◆ __HAL_RCC_I2C1_IS_CLK_ENABLED [2/3]

#define __HAL_RCC_I2C1_IS_CLK_ENABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) != RESET)

◆ __HAL_RCC_I2C1_IS_CLK_ENABLED [3/3]

#define __HAL_RCC_I2C1_IS_CLK_ENABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) != RESET)

◆ __HAL_RCC_I2C2_IS_CLK_DISABLED [1/3]

#define __HAL_RCC_I2C2_IS_CLK_DISABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) == RESET)

◆ __HAL_RCC_I2C2_IS_CLK_DISABLED [2/3]

#define __HAL_RCC_I2C2_IS_CLK_DISABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) == RESET)

◆ __HAL_RCC_I2C2_IS_CLK_DISABLED [3/3]

#define __HAL_RCC_I2C2_IS_CLK_DISABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) == RESET)

◆ __HAL_RCC_I2C2_IS_CLK_ENABLED [1/3]

#define __HAL_RCC_I2C2_IS_CLK_ENABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) != RESET)

◆ __HAL_RCC_I2C2_IS_CLK_ENABLED [2/3]

#define __HAL_RCC_I2C2_IS_CLK_ENABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) != RESET)

◆ __HAL_RCC_I2C2_IS_CLK_ENABLED [3/3]

#define __HAL_RCC_I2C2_IS_CLK_ENABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) != RESET)

◆ __HAL_RCC_PWR_IS_CLK_DISABLED [1/3]

#define __HAL_RCC_PWR_IS_CLK_DISABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) == RESET)

◆ __HAL_RCC_PWR_IS_CLK_DISABLED [2/3]

#define __HAL_RCC_PWR_IS_CLK_DISABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) == RESET)

◆ __HAL_RCC_PWR_IS_CLK_DISABLED [3/3]

#define __HAL_RCC_PWR_IS_CLK_DISABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) == RESET)

◆ __HAL_RCC_PWR_IS_CLK_ENABLED [1/3]

#define __HAL_RCC_PWR_IS_CLK_ENABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) != RESET)

◆ __HAL_RCC_PWR_IS_CLK_ENABLED [2/3]

#define __HAL_RCC_PWR_IS_CLK_ENABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) != RESET)

◆ __HAL_RCC_PWR_IS_CLK_ENABLED [3/3]

#define __HAL_RCC_PWR_IS_CLK_ENABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) != RESET)

◆ __HAL_RCC_SPI2_IS_CLK_DISABLED [1/3]

#define __HAL_RCC_SPI2_IS_CLK_DISABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) == RESET)

◆ __HAL_RCC_SPI2_IS_CLK_DISABLED [2/3]

#define __HAL_RCC_SPI2_IS_CLK_DISABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) == RESET)

◆ __HAL_RCC_SPI2_IS_CLK_DISABLED [3/3]

#define __HAL_RCC_SPI2_IS_CLK_DISABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) == RESET)

◆ __HAL_RCC_SPI2_IS_CLK_ENABLED [1/3]

#define __HAL_RCC_SPI2_IS_CLK_ENABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) != RESET)

◆ __HAL_RCC_SPI2_IS_CLK_ENABLED [2/3]

#define __HAL_RCC_SPI2_IS_CLK_ENABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) != RESET)

◆ __HAL_RCC_SPI2_IS_CLK_ENABLED [3/3]

#define __HAL_RCC_SPI2_IS_CLK_ENABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) != RESET)

◆ __HAL_RCC_TIM5_IS_CLK_DISABLED [1/3]

#define __HAL_RCC_TIM5_IS_CLK_DISABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) == RESET)

◆ __HAL_RCC_TIM5_IS_CLK_DISABLED [2/3]

#define __HAL_RCC_TIM5_IS_CLK_DISABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) == RESET)

◆ __HAL_RCC_TIM5_IS_CLK_DISABLED [3/3]

#define __HAL_RCC_TIM5_IS_CLK_DISABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) == RESET)

◆ __HAL_RCC_TIM5_IS_CLK_ENABLED [1/3]

#define __HAL_RCC_TIM5_IS_CLK_ENABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) != RESET)

◆ __HAL_RCC_TIM5_IS_CLK_ENABLED [2/3]

#define __HAL_RCC_TIM5_IS_CLK_ENABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) != RESET)

◆ __HAL_RCC_TIM5_IS_CLK_ENABLED [3/3]

#define __HAL_RCC_TIM5_IS_CLK_ENABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) != RESET)

◆ __HAL_RCC_USART2_IS_CLK_DISABLED [1/3]

#define __HAL_RCC_USART2_IS_CLK_DISABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) == RESET)

◆ __HAL_RCC_USART2_IS_CLK_DISABLED [2/3]

#define __HAL_RCC_USART2_IS_CLK_DISABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) == RESET)

◆ __HAL_RCC_USART2_IS_CLK_DISABLED [3/3]

#define __HAL_RCC_USART2_IS_CLK_DISABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) == RESET)

◆ __HAL_RCC_USART2_IS_CLK_ENABLED [1/3]

#define __HAL_RCC_USART2_IS_CLK_ENABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) != RESET)

◆ __HAL_RCC_USART2_IS_CLK_ENABLED [2/3]

#define __HAL_RCC_USART2_IS_CLK_ENABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) != RESET)

◆ __HAL_RCC_USART2_IS_CLK_ENABLED [3/3]

#define __HAL_RCC_USART2_IS_CLK_ENABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) != RESET)

◆ __HAL_RCC_WWDG_IS_CLK_DISABLED [1/3]

#define __HAL_RCC_WWDG_IS_CLK_DISABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) == RESET)

◆ __HAL_RCC_WWDG_IS_CLK_DISABLED [2/3]

#define __HAL_RCC_WWDG_IS_CLK_DISABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) == RESET)

◆ __HAL_RCC_WWDG_IS_CLK_DISABLED [3/3]

#define __HAL_RCC_WWDG_IS_CLK_DISABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) == RESET)

◆ __HAL_RCC_WWDG_IS_CLK_ENABLED [1/3]

#define __HAL_RCC_WWDG_IS_CLK_ENABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) != RESET)

◆ __HAL_RCC_WWDG_IS_CLK_ENABLED [2/3]

#define __HAL_RCC_WWDG_IS_CLK_ENABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) != RESET)

◆ __HAL_RCC_WWDG_IS_CLK_ENABLED [3/3]

#define __HAL_RCC_WWDG_IS_CLK_ENABLED ( )    ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) != RESET)


picovoice_driver
Author(s):
autogenerated on Fri Apr 1 2022 02:15:06