|
Macros | |
| #define | IS_RCC_PLL_SOURCE(SOURCE) |
| #define | IS_RCC_PLL_SOURCE(SOURCE) |
| #define | IS_RCC_PLL_SOURCE(SOURCE) |
| #define | IS_RCC_PLLI2S_DIVQ_VALUE(VALUE) ((1 <= (VALUE)) && ((VALUE) <= 32)) |
| #define | IS_RCC_PLLI2SM_VALUE(VALUE) ((VALUE) <= 63) |
| #define | IS_RCC_PLLI2SN_VALUE(VALUE) ((192 <= (VALUE)) && ((VALUE) <= 432)) |
| #define | IS_RCC_PLLI2SN_VALUE(VALUE) ((50 <= (VALUE)) && ((VALUE) <= 432)) |
| #define | IS_RCC_PLLI2SQ_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 15)) |
| #define | IS_RCC_PLLI2SR_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 7)) |
| #define | IS_RCC_PLLI2SR_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 7)) |
| #define | IS_RCC_PLLM_VALUE(VALUE) ((VALUE) <= 63) |
| #define | IS_RCC_PLLM_VALUE(VALUE) ((VALUE) <= 63) |
| #define | IS_RCC_PLLN_VALUE(VALUE) ((192 <= (VALUE)) && ((VALUE) <= 432)) |
| #define | IS_RCC_PLLN_VALUE(VALUE) ((50 <= (VALUE)) && ((VALUE) <= 432)) |
| #define | IS_RCC_PLLP_VALUE(VALUE) (((VALUE) == 2) || ((VALUE) == 4) || ((VALUE) == 6) || ((VALUE) == 8)) |
| #define | IS_RCC_PLLP_VALUE(VALUE) (((VALUE) == 2) || ((VALUE) == 4) || ((VALUE) == 6) || ((VALUE) == 8)) |
| #define | IS_RCC_PLLQ_VALUE(VALUE) ((4 <= (VALUE)) && ((VALUE) <= 15)) |
| #define | IS_RCC_PLLQ_VALUE(VALUE) ((4 <= (VALUE)) && ((VALUE) <= 15)) |
| #define | IS_RCC_PLLSAI_DIVQ_VALUE(VALUE) ((1 <= (VALUE)) && ((VALUE) <= 32)) |
| #define | IS_RCC_PLLSAIN_VALUE(VALUE) ((50 <= (VALUE)) && ((VALUE) <= 432)) |
| #define | IS_RCC_PLLSAIQ_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 15)) |
| #define | IS_RCC_PLLSAIR_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 7)) |
| #define | RCC_PLLSource_HSE ((uint32_t)0x00400000) |
| #define | RCC_PLLSource_HSE ((uint32_t)0x00400000) |
| #define | RCC_PLLSource_HSI ((uint32_t)0x00000000) |
| #define | RCC_PLLSource_HSI ((uint32_t)0x00000000) |
| #define | RCC_PLLSource_HSI_Div2 RCC_CFGR_PLLSRC_HSI_Div2 |
| #define | RCC_PLLSource_PREDIV1 RCC_CFGR_PLLSRC_PREDIV1 |
Detailed Description
Macro Definition Documentation
| #define IS_RCC_PLL_SOURCE | ( | SOURCE | ) |
Definition at line 79 of file STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h.
| #define IS_RCC_PLL_SOURCE | ( | SOURCE | ) |
Definition at line 101 of file stm32f30x_rcc.h.
| #define IS_RCC_PLL_SOURCE | ( | SOURCE | ) |
Definition at line 105 of file CMSIS/CM4/DeviceSupport/ST/STM32F4xx/stm32f4xx_rcc.h.
| #define IS_RCC_PLLI2S_DIVQ_VALUE | ( | VALUE | ) | ((1 <= (VALUE)) && ((VALUE) <= 32)) |
Definition at line 131 of file CMSIS/CM4/DeviceSupport/ST/STM32F4xx/stm32f4xx_rcc.h.
| #define IS_RCC_PLLI2SM_VALUE | ( | VALUE | ) | ((VALUE) <= 63) |
Definition at line 117 of file CMSIS/CM4/DeviceSupport/ST/STM32F4xx/stm32f4xx_rcc.h.
| #define IS_RCC_PLLI2SN_VALUE | ( | VALUE | ) | ((192 <= (VALUE)) && ((VALUE) <= 432)) |
Definition at line 86 of file STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h.
| #define IS_RCC_PLLI2SN_VALUE | ( | VALUE | ) | ((50 <= (VALUE)) && ((VALUE) <= 432)) |
Definition at line 115 of file CMSIS/CM4/DeviceSupport/ST/STM32F4xx/stm32f4xx_rcc.h.
| #define IS_RCC_PLLI2SQ_VALUE | ( | VALUE | ) | ((2 <= (VALUE)) && ((VALUE) <= 15)) |
Definition at line 118 of file CMSIS/CM4/DeviceSupport/ST/STM32F4xx/stm32f4xx_rcc.h.
| #define IS_RCC_PLLI2SR_VALUE | ( | VALUE | ) | ((2 <= (VALUE)) && ((VALUE) <= 7)) |
Definition at line 87 of file STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h.
| #define IS_RCC_PLLI2SR_VALUE | ( | VALUE | ) | ((2 <= (VALUE)) && ((VALUE) <= 7)) |
Definition at line 116 of file CMSIS/CM4/DeviceSupport/ST/STM32F4xx/stm32f4xx_rcc.h.
| #define IS_RCC_PLLM_VALUE | ( | VALUE | ) | ((VALUE) <= 63) |
Definition at line 81 of file STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h.
| #define IS_RCC_PLLM_VALUE | ( | VALUE | ) | ((VALUE) <= 63) |
Definition at line 107 of file CMSIS/CM4/DeviceSupport/ST/STM32F4xx/stm32f4xx_rcc.h.
| #define IS_RCC_PLLN_VALUE | ( | VALUE | ) | ((192 <= (VALUE)) && ((VALUE) <= 432)) |
Definition at line 82 of file STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h.
| #define IS_RCC_PLLN_VALUE | ( | VALUE | ) | ((50 <= (VALUE)) && ((VALUE) <= 432)) |
Definition at line 108 of file CMSIS/CM4/DeviceSupport/ST/STM32F4xx/stm32f4xx_rcc.h.
| #define IS_RCC_PLLP_VALUE | ( | VALUE | ) | (((VALUE) == 2) || ((VALUE) == 4) || ((VALUE) == 6) || ((VALUE) == 8)) |
Definition at line 83 of file STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h.
| #define IS_RCC_PLLP_VALUE | ( | VALUE | ) | (((VALUE) == 2) || ((VALUE) == 4) || ((VALUE) == 6) || ((VALUE) == 8)) |
Definition at line 109 of file CMSIS/CM4/DeviceSupport/ST/STM32F4xx/stm32f4xx_rcc.h.
| #define IS_RCC_PLLQ_VALUE | ( | VALUE | ) | ((4 <= (VALUE)) && ((VALUE) <= 15)) |
Definition at line 84 of file STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h.
| #define IS_RCC_PLLQ_VALUE | ( | VALUE | ) | ((4 <= (VALUE)) && ((VALUE) <= 15)) |
Definition at line 110 of file CMSIS/CM4/DeviceSupport/ST/STM32F4xx/stm32f4xx_rcc.h.
| #define IS_RCC_PLLSAI_DIVQ_VALUE | ( | VALUE | ) | ((1 <= (VALUE)) && ((VALUE) <= 32)) |
Definition at line 130 of file CMSIS/CM4/DeviceSupport/ST/STM32F4xx/stm32f4xx_rcc.h.
| #define IS_RCC_PLLSAIN_VALUE | ( | VALUE | ) | ((50 <= (VALUE)) && ((VALUE) <= 432)) |
Definition at line 123 of file CMSIS/CM4/DeviceSupport/ST/STM32F4xx/stm32f4xx_rcc.h.
| #define IS_RCC_PLLSAIQ_VALUE | ( | VALUE | ) | ((2 <= (VALUE)) && ((VALUE) <= 15)) |
Definition at line 127 of file CMSIS/CM4/DeviceSupport/ST/STM32F4xx/stm32f4xx_rcc.h.
| #define IS_RCC_PLLSAIR_VALUE | ( | VALUE | ) | ((2 <= (VALUE)) && ((VALUE) <= 7)) |
Definition at line 128 of file CMSIS/CM4/DeviceSupport/ST/STM32F4xx/stm32f4xx_rcc.h.
| #define RCC_PLLSource_HSE ((uint32_t)0x00400000) |
Definition at line 78 of file STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h.
| #define RCC_PLLSource_HSE ((uint32_t)0x00400000) |
Definition at line 104 of file CMSIS/CM4/DeviceSupport/ST/STM32F4xx/stm32f4xx_rcc.h.
| #define RCC_PLLSource_HSI ((uint32_t)0x00000000) |
Definition at line 77 of file STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h.
| #define RCC_PLLSource_HSI ((uint32_t)0x00000000) |
Definition at line 103 of file CMSIS/CM4/DeviceSupport/ST/STM32F4xx/stm32f4xx_rcc.h.
| #define RCC_PLLSource_HSI_Div2 RCC_CFGR_PLLSRC_HSI_Div2 |
Definition at line 98 of file stm32f30x_rcc.h.
| #define RCC_PLLSource_PREDIV1 RCC_CFGR_PLLSRC_PREDIV1 |
Definition at line 99 of file stm32f30x_rcc.h.