stm32f7xx_hal_dsi.h
Go to the documentation of this file.
1 
20 /* Define to prevent recursive inclusion -------------------------------------*/
21 #ifndef STM32F7xx_HAL_DSI_H
22 #define STM32F7xx_HAL_DSI_H
23 
24 #ifdef __cplusplus
25 extern "C" {
26 #endif
27 
28 #if defined(DSI)
29 /* Includes ------------------------------------------------------------------*/
30 #include "stm32f7xx_hal_def.h"
31 
41 /* Exported types ------------------------------------------------------------*/
45 typedef struct
46 {
47  uint32_t AutomaticClockLaneControl;
50  uint32_t TXEscapeCkdiv;
53  uint32_t NumberOfLanes;
56 } DSI_InitTypeDef;
57 
61 typedef struct
62 {
63  uint32_t PLLNDIV;
66  uint32_t PLLIDF;
69  uint32_t PLLODF;
72 } DSI_PLLInitTypeDef;
73 
77 typedef struct
78 {
79  uint32_t VirtualChannelID;
81  uint32_t ColorCoding;
84  uint32_t LooselyPacked;
88  uint32_t Mode;
91  uint32_t PacketSize;
93  uint32_t NumberOfChunks;
95  uint32_t NullPacketSize;
97  uint32_t HSPolarity;
100  uint32_t VSPolarity;
103  uint32_t DEPolarity;
106  uint32_t HorizontalSyncActive;
108  uint32_t HorizontalBackPorch;
110  uint32_t HorizontalLine;
112  uint32_t VerticalSyncActive;
114  uint32_t VerticalBackPorch;
116  uint32_t VerticalFrontPorch;
118  uint32_t VerticalActive;
120  uint32_t LPCommandEnable;
123  uint32_t LPLargestPacketSize;
126  uint32_t LPVACTLargestPacketSize;
129  uint32_t LPHorizontalFrontPorchEnable;
132  uint32_t LPHorizontalBackPorchEnable;
135  uint32_t LPVerticalActiveEnable;
138  uint32_t LPVerticalFrontPorchEnable;
141  uint32_t LPVerticalBackPorchEnable;
144  uint32_t LPVerticalSyncActiveEnable;
147  uint32_t FrameBTAAcknowledgeEnable;
150 } DSI_VidCfgTypeDef;
151 
155 typedef struct
156 {
157  uint32_t VirtualChannelID;
159  uint32_t ColorCoding;
162  uint32_t CommandSize;
165  uint32_t TearingEffectSource;
168  uint32_t TearingEffectPolarity;
171  uint32_t HSPolarity;
174  uint32_t VSPolarity;
177  uint32_t DEPolarity;
180  uint32_t VSyncPol;
183  uint32_t AutomaticRefresh;
186  uint32_t TEAcknowledgeRequest;
189 } DSI_CmdCfgTypeDef;
190 
194 typedef struct
195 {
196  uint32_t LPGenShortWriteNoP;
199  uint32_t LPGenShortWriteOneP;
202  uint32_t LPGenShortWriteTwoP;
205  uint32_t LPGenShortReadNoP;
208  uint32_t LPGenShortReadOneP;
211  uint32_t LPGenShortReadTwoP;
214  uint32_t LPGenLongWrite;
217  uint32_t LPDcsShortWriteNoP;
220  uint32_t LPDcsShortWriteOneP;
223  uint32_t LPDcsShortReadNoP;
226  uint32_t LPDcsLongWrite;
229  uint32_t LPMaxReadPacket;
232  uint32_t AcknowledgeRequest;
235 } DSI_LPCmdTypeDef;
236 
240 typedef struct
241 {
242  uint32_t ClockLaneHS2LPTime;
245  uint32_t ClockLaneLP2HSTime;
248  uint32_t DataLaneHS2LPTime;
251  uint32_t DataLaneLP2HSTime;
254  uint32_t DataLaneMaxReadTime;
256  uint32_t StopWaitTime;
259 } DSI_PHY_TimerTypeDef;
260 
264 typedef struct
265 {
266  uint32_t TimeoutCkdiv;
268  uint32_t HighSpeedTransmissionTimeout;
270  uint32_t LowPowerReceptionTimeout;
272  uint32_t HighSpeedReadTimeout;
274  uint32_t LowPowerReadTimeout;
276  uint32_t HighSpeedWriteTimeout;
278  uint32_t HighSpeedWritePrespMode;
281  uint32_t LowPowerWriteTimeout;
283  uint32_t BTATimeout;
285 } DSI_HOST_TimeoutTypeDef;
286 
290 typedef enum
291 {
292  HAL_DSI_STATE_RESET = 0x00U,
293  HAL_DSI_STATE_READY = 0x01U,
294  HAL_DSI_STATE_ERROR = 0x02U,
295  HAL_DSI_STATE_BUSY = 0x03U,
296  HAL_DSI_STATE_TIMEOUT = 0x04U
297 } HAL_DSI_StateTypeDef;
298 
302 #if (USE_HAL_DSI_REGISTER_CALLBACKS == 1)
303 typedef struct __DSI_HandleTypeDef
304 #else
305 typedef struct
306 #endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
307 {
308  DSI_TypeDef *Instance;
309  DSI_InitTypeDef Init;
310  HAL_LockTypeDef Lock;
311  __IO HAL_DSI_StateTypeDef State;
312  __IO uint32_t ErrorCode;
313  uint32_t ErrorMsk;
315 #if (USE_HAL_DSI_REGISTER_CALLBACKS == 1)
316  void (* TearingEffectCallback)(struct __DSI_HandleTypeDef *hdsi);
317  void (* EndOfRefreshCallback)(struct __DSI_HandleTypeDef *hdsi);
318  void (* ErrorCallback)(struct __DSI_HandleTypeDef *hdsi);
320  void (* MspInitCallback)(struct __DSI_HandleTypeDef *hdsi);
321  void (* MspDeInitCallback)(struct __DSI_HandleTypeDef *hdsi);
323 #endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
324 
325 } DSI_HandleTypeDef;
326 
327 #if (USE_HAL_DSI_REGISTER_CALLBACKS == 1)
328 
331 typedef enum
332 {
333  HAL_DSI_MSPINIT_CB_ID = 0x00U,
334  HAL_DSI_MSPDEINIT_CB_ID = 0x01U,
336  HAL_DSI_TEARING_EFFECT_CB_ID = 0x02U,
337  HAL_DSI_ENDOF_REFRESH_CB_ID = 0x03U,
338  HAL_DSI_ERROR_CB_ID = 0x04U
340 } HAL_DSI_CallbackIDTypeDef;
341 
345 typedef void (*pDSI_CallbackTypeDef)(DSI_HandleTypeDef *hdsi);
347 #endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
348 
349 /* Exported constants --------------------------------------------------------*/
353 #define DSI_ENTER_IDLE_MODE 0x39U
354 #define DSI_ENTER_INVERT_MODE 0x21U
355 #define DSI_ENTER_NORMAL_MODE 0x13U
356 #define DSI_ENTER_PARTIAL_MODE 0x12U
357 #define DSI_ENTER_SLEEP_MODE 0x10U
358 #define DSI_EXIT_IDLE_MODE 0x38U
359 #define DSI_EXIT_INVERT_MODE 0x20U
360 #define DSI_EXIT_SLEEP_MODE 0x11U
361 #define DSI_GET_3D_CONTROL 0x3FU
362 #define DSI_GET_ADDRESS_MODE 0x0BU
363 #define DSI_GET_BLUE_CHANNEL 0x08U
364 #define DSI_GET_DIAGNOSTIC_RESULT 0x0FU
365 #define DSI_GET_DISPLAY_MODE 0x0DU
366 #define DSI_GET_GREEN_CHANNEL 0x07U
367 #define DSI_GET_PIXEL_FORMAT 0x0CU
368 #define DSI_GET_POWER_MODE 0x0AU
369 #define DSI_GET_RED_CHANNEL 0x06U
370 #define DSI_GET_SCANLINE 0x45U
371 #define DSI_GET_SIGNAL_MODE 0x0EU
372 #define DSI_NOP 0x00U
373 #define DSI_READ_DDB_CONTINUE 0xA8U
374 #define DSI_READ_DDB_START 0xA1U
375 #define DSI_READ_MEMORY_CONTINUE 0x3EU
376 #define DSI_READ_MEMORY_START 0x2EU
377 #define DSI_SET_3D_CONTROL 0x3DU
378 #define DSI_SET_ADDRESS_MODE 0x36U
379 #define DSI_SET_COLUMN_ADDRESS 0x2AU
380 #define DSI_SET_DISPLAY_OFF 0x28U
381 #define DSI_SET_DISPLAY_ON 0x29U
382 #define DSI_SET_GAMMA_CURVE 0x26U
383 #define DSI_SET_PAGE_ADDRESS 0x2BU
384 #define DSI_SET_PARTIAL_COLUMNS 0x31U
385 #define DSI_SET_PARTIAL_ROWS 0x30U
386 #define DSI_SET_PIXEL_FORMAT 0x3AU
387 #define DSI_SET_SCROLL_AREA 0x33U
388 #define DSI_SET_SCROLL_START 0x37U
389 #define DSI_SET_TEAR_OFF 0x34U
390 #define DSI_SET_TEAR_ON 0x35U
391 #define DSI_SET_TEAR_SCANLINE 0x44U
392 #define DSI_SET_VSYNC_TIMING 0x40U
393 #define DSI_SOFT_RESET 0x01U
394 #define DSI_WRITE_LUT 0x2DU
395 #define DSI_WRITE_MEMORY_CONTINUE 0x3CU
396 #define DSI_WRITE_MEMORY_START 0x2CU
397 
404 #define DSI_VID_MODE_NB_PULSES 0U
405 #define DSI_VID_MODE_NB_EVENTS 1U
406 #define DSI_VID_MODE_BURST 2U
407 
414 #define DSI_COLOR_MODE_FULL 0x00000000U
415 #define DSI_COLOR_MODE_EIGHT DSI_WCR_COLM
416 
423 #define DSI_DISPLAY_ON 0x00000000U
424 #define DSI_DISPLAY_OFF DSI_WCR_SHTDN
425 
432 #define DSI_LP_COMMAND_DISABLE 0x00000000U
433 #define DSI_LP_COMMAND_ENABLE DSI_VMCR_LPCE
434 
441 #define DSI_LP_HFP_DISABLE 0x00000000U
442 #define DSI_LP_HFP_ENABLE DSI_VMCR_LPHFPE
443 
450 #define DSI_LP_HBP_DISABLE 0x00000000U
451 #define DSI_LP_HBP_ENABLE DSI_VMCR_LPHBPE
452 
459 #define DSI_LP_VACT_DISABLE 0x00000000U
460 #define DSI_LP_VACT_ENABLE DSI_VMCR_LPVAE
461 
468 #define DSI_LP_VFP_DISABLE 0x00000000U
469 #define DSI_LP_VFP_ENABLE DSI_VMCR_LPVFPE
470 
477 #define DSI_LP_VBP_DISABLE 0x00000000U
478 #define DSI_LP_VBP_ENABLE DSI_VMCR_LPVBPE
479 
486 #define DSI_LP_VSYNC_DISABLE 0x00000000U
487 #define DSI_LP_VSYNC_ENABLE DSI_VMCR_LPVSAE
488 
495 #define DSI_FBTAA_DISABLE 0x00000000U
496 #define DSI_FBTAA_ENABLE DSI_VMCR_FBTAAE
497 
504 #define DSI_TE_DSILINK 0x00000000U
505 #define DSI_TE_EXTERNAL DSI_WCFGR_TESRC
506 
513 #define DSI_TE_RISING_EDGE 0x00000000U
514 #define DSI_TE_FALLING_EDGE DSI_WCFGR_TEPOL
515 
522 #define DSI_VSYNC_FALLING 0x00000000U
523 #define DSI_VSYNC_RISING DSI_WCFGR_VSPOL
524 
531 #define DSI_AR_DISABLE 0x00000000U
532 #define DSI_AR_ENABLE DSI_WCFGR_AR
533 
540 #define DSI_TE_ACKNOWLEDGE_DISABLE 0x00000000U
541 #define DSI_TE_ACKNOWLEDGE_ENABLE DSI_CMCR_TEARE
542 
549 #define DSI_ACKNOWLEDGE_DISABLE 0x00000000U
550 #define DSI_ACKNOWLEDGE_ENABLE DSI_CMCR_ARE
551 
558 #define DSI_LP_GSW0P_DISABLE 0x00000000U
559 #define DSI_LP_GSW0P_ENABLE DSI_CMCR_GSW0TX
560 
567 #define DSI_LP_GSW1P_DISABLE 0x00000000U
568 #define DSI_LP_GSW1P_ENABLE DSI_CMCR_GSW1TX
569 
576 #define DSI_LP_GSW2P_DISABLE 0x00000000U
577 #define DSI_LP_GSW2P_ENABLE DSI_CMCR_GSW2TX
578 
585 #define DSI_LP_GSR0P_DISABLE 0x00000000U
586 #define DSI_LP_GSR0P_ENABLE DSI_CMCR_GSR0TX
587 
594 #define DSI_LP_GSR1P_DISABLE 0x00000000U
595 #define DSI_LP_GSR1P_ENABLE DSI_CMCR_GSR1TX
596 
603 #define DSI_LP_GSR2P_DISABLE 0x00000000U
604 #define DSI_LP_GSR2P_ENABLE DSI_CMCR_GSR2TX
605 
612 #define DSI_LP_GLW_DISABLE 0x00000000U
613 #define DSI_LP_GLW_ENABLE DSI_CMCR_GLWTX
614 
621 #define DSI_LP_DSW0P_DISABLE 0x00000000U
622 #define DSI_LP_DSW0P_ENABLE DSI_CMCR_DSW0TX
623 
630 #define DSI_LP_DSW1P_DISABLE 0x00000000U
631 #define DSI_LP_DSW1P_ENABLE DSI_CMCR_DSW1TX
632 
639 #define DSI_LP_DSR0P_DISABLE 0x00000000U
640 #define DSI_LP_DSR0P_ENABLE DSI_CMCR_DSR0TX
641 
648 #define DSI_LP_DLW_DISABLE 0x00000000U
649 #define DSI_LP_DLW_ENABLE DSI_CMCR_DLWTX
650 
657 #define DSI_LP_MRDP_DISABLE 0x00000000U
658 #define DSI_LP_MRDP_ENABLE DSI_CMCR_MRDPS
659 
666 #define DSI_HS_PM_DISABLE 0x00000000U
667 #define DSI_HS_PM_ENABLE DSI_TCCR3_PM
668 
676 #define DSI_AUTO_CLK_LANE_CTRL_DISABLE 0x00000000U
677 #define DSI_AUTO_CLK_LANE_CTRL_ENABLE DSI_CLCR_ACR
678 
685 #define DSI_ONE_DATA_LANE 0U
686 #define DSI_TWO_DATA_LANES 1U
687 
694 #define DSI_FLOW_CONTROL_CRC_RX DSI_PCR_CRCRXE
695 #define DSI_FLOW_CONTROL_ECC_RX DSI_PCR_ECCRXE
696 #define DSI_FLOW_CONTROL_BTA DSI_PCR_BTAE
697 #define DSI_FLOW_CONTROL_EOTP_RX DSI_PCR_ETRXE
698 #define DSI_FLOW_CONTROL_EOTP_TX DSI_PCR_ETTXE
699 #define DSI_FLOW_CONTROL_ALL (DSI_FLOW_CONTROL_CRC_RX | DSI_FLOW_CONTROL_ECC_RX | \
700  DSI_FLOW_CONTROL_BTA | DSI_FLOW_CONTROL_EOTP_RX | \
701  DSI_FLOW_CONTROL_EOTP_TX)
702 
709 #define DSI_RGB565 0x00000000U
710 #define DSI_RGB666 0x00000003U
711 #define DSI_RGB888 0x00000005U
712 
719 #define DSI_LOOSELY_PACKED_ENABLE DSI_LCOLCR_LPE
720 #define DSI_LOOSELY_PACKED_DISABLE 0x00000000U
721 
728 #define DSI_HSYNC_ACTIVE_HIGH 0x00000000U
729 #define DSI_HSYNC_ACTIVE_LOW DSI_LPCR_HSP
730 
737 #define DSI_VSYNC_ACTIVE_HIGH 0x00000000U
738 #define DSI_VSYNC_ACTIVE_LOW DSI_LPCR_VSP
739 
746 #define DSI_DATA_ENABLE_ACTIVE_HIGH 0x00000000U
747 #define DSI_DATA_ENABLE_ACTIVE_LOW DSI_LPCR_DEP
748 
755 #define DSI_PLL_IN_DIV1 0x00000001U
756 #define DSI_PLL_IN_DIV2 0x00000002U
757 #define DSI_PLL_IN_DIV3 0x00000003U
758 #define DSI_PLL_IN_DIV4 0x00000004U
759 #define DSI_PLL_IN_DIV5 0x00000005U
760 #define DSI_PLL_IN_DIV6 0x00000006U
761 #define DSI_PLL_IN_DIV7 0x00000007U
762 
769 #define DSI_PLL_OUT_DIV1 0x00000000U
770 #define DSI_PLL_OUT_DIV2 0x00000001U
771 #define DSI_PLL_OUT_DIV4 0x00000002U
772 #define DSI_PLL_OUT_DIV8 0x00000003U
773 
780 #define DSI_FLAG_TE DSI_WISR_TEIF
781 #define DSI_FLAG_ER DSI_WISR_ERIF
782 #define DSI_FLAG_BUSY DSI_WISR_BUSY
783 #define DSI_FLAG_PLLLS DSI_WISR_PLLLS
784 #define DSI_FLAG_PLLL DSI_WISR_PLLLIF
785 #define DSI_FLAG_PLLU DSI_WISR_PLLUIF
786 #define DSI_FLAG_RRS DSI_WISR_RRS
787 #define DSI_FLAG_RR DSI_WISR_RRIF
788 
795 #define DSI_IT_TE DSI_WIER_TEIE
796 #define DSI_IT_ER DSI_WIER_ERIE
797 #define DSI_IT_PLLL DSI_WIER_PLLLIE
798 #define DSI_IT_PLLU DSI_WIER_PLLUIE
799 #define DSI_IT_RR DSI_WIER_RRIE
800 
807 #define DSI_DCS_SHORT_PKT_WRITE_P0 0x00000005U
808 #define DSI_DCS_SHORT_PKT_WRITE_P1 0x00000015U
809 #define DSI_GEN_SHORT_PKT_WRITE_P0 0x00000003U
810 #define DSI_GEN_SHORT_PKT_WRITE_P1 0x00000013U
811 #define DSI_GEN_SHORT_PKT_WRITE_P2 0x00000023U
819 #define DSI_DCS_LONG_PKT_WRITE 0x00000039U
820 #define DSI_GEN_LONG_PKT_WRITE 0x00000029U
828 #define DSI_DCS_SHORT_PKT_READ 0x00000006U
829 #define DSI_GEN_SHORT_PKT_READ_P0 0x00000004U
830 #define DSI_GEN_SHORT_PKT_READ_P1 0x00000014U
831 #define DSI_GEN_SHORT_PKT_READ_P2 0x00000024U
839 #define HAL_DSI_ERROR_NONE 0U
840 #define HAL_DSI_ERROR_ACK 0x00000001U
841 #define HAL_DSI_ERROR_PHY 0x00000002U
842 #define HAL_DSI_ERROR_TX 0x00000004U
843 #define HAL_DSI_ERROR_RX 0x00000008U
844 #define HAL_DSI_ERROR_ECC 0x00000010U
845 #define HAL_DSI_ERROR_CRC 0x00000020U
846 #define HAL_DSI_ERROR_PSE 0x00000040U
847 #define HAL_DSI_ERROR_EOT 0x00000080U
848 #define HAL_DSI_ERROR_OVF 0x00000100U
849 #define HAL_DSI_ERROR_GEN 0x00000200U
850 #if (USE_HAL_DSI_REGISTER_CALLBACKS == 1)
851 #define HAL_DSI_ERROR_INVALID_CALLBACK 0x00000400U
852 #endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
853 
860 #define DSI_CLOCK_LANE 0x00000000U
861 #define DSI_DATA_LANES 0x00000001U
862 
869 #define DSI_SLEW_RATE_HSTX 0x00000000U
870 #define DSI_SLEW_RATE_LPTX 0x00000001U
871 #define DSI_HS_DELAY 0x00000002U
872 
879 #define DSI_SWAP_LANE_PINS 0x00000000U
880 #define DSI_INVERT_HS_SIGNAL 0x00000001U
881 
888 #define DSI_CLK_LANE 0x00000000U
889 #define DSI_DATA_LANE0 0x00000001U
890 #define DSI_DATA_LANE1 0x00000002U
891 
898 #define DSI_TCLK_POST 0x00000000U
899 #define DSI_TLPX_CLK 0x00000001U
900 #define DSI_THS_EXIT 0x00000002U
901 #define DSI_TLPX_DATA 0x00000003U
902 #define DSI_THS_ZERO 0x00000004U
903 #define DSI_THS_TRAIL 0x00000005U
904 #define DSI_THS_PREPARE 0x00000006U
905 #define DSI_TCLK_ZERO 0x00000007U
906 #define DSI_TCLK_PREPARE 0x00000008U
907 
911 /* Exported macros -----------------------------------------------------------*/
917 #if (USE_HAL_DSI_REGISTER_CALLBACKS == 1)
918 #define __HAL_DSI_RESET_HANDLE_STATE(__HANDLE__) do{ \
919  (__HANDLE__)->State = HAL_DSI_STATE_RESET; \
920  (__HANDLE__)->MspInitCallback = NULL; \
921  (__HANDLE__)->MspDeInitCallback = NULL; \
922  } while(0)
923 #else
924 #define __HAL_DSI_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DSI_STATE_RESET)
925 #endif /*USE_HAL_DSI_REGISTER_CALLBACKS */
926 
932 #define __HAL_DSI_ENABLE(__HANDLE__) do { \
933  __IO uint32_t tmpreg = 0x00U; \
934  SET_BIT((__HANDLE__)->Instance->CR, DSI_CR_EN);\
935  /* Delay after an DSI Host enabling */ \
936  tmpreg = READ_BIT((__HANDLE__)->Instance->CR, DSI_CR_EN);\
937  UNUSED(tmpreg); \
938  } while(0U)
939 
945 #define __HAL_DSI_DISABLE(__HANDLE__) do { \
946  __IO uint32_t tmpreg = 0x00U; \
947  CLEAR_BIT((__HANDLE__)->Instance->CR, DSI_CR_EN);\
948  /* Delay after an DSI Host disabling */ \
949  tmpreg = READ_BIT((__HANDLE__)->Instance->CR, DSI_CR_EN);\
950  UNUSED(tmpreg); \
951  } while(0U)
952 
958 #define __HAL_DSI_WRAPPER_ENABLE(__HANDLE__) do { \
959  __IO uint32_t tmpreg = 0x00U; \
960  SET_BIT((__HANDLE__)->Instance->WCR, DSI_WCR_DSIEN);\
961  /* Delay after an DSI warpper enabling */ \
962  tmpreg = READ_BIT((__HANDLE__)->Instance->WCR, DSI_WCR_DSIEN);\
963  UNUSED(tmpreg); \
964  } while(0U)
965 
971 #define __HAL_DSI_WRAPPER_DISABLE(__HANDLE__) do { \
972  __IO uint32_t tmpreg = 0x00U; \
973  CLEAR_BIT((__HANDLE__)->Instance->WCR, DSI_WCR_DSIEN);\
974  /* Delay after an DSI warpper disabling*/ \
975  tmpreg = READ_BIT((__HANDLE__)->Instance->WCR, DSI_WCR_DSIEN);\
976  UNUSED(tmpreg); \
977  } while(0U)
978 
984 #define __HAL_DSI_PLL_ENABLE(__HANDLE__) do { \
985  __IO uint32_t tmpreg = 0x00U; \
986  SET_BIT((__HANDLE__)->Instance->WRPCR, DSI_WRPCR_PLLEN);\
987  /* Delay after an DSI PLL enabling */ \
988  tmpreg = READ_BIT((__HANDLE__)->Instance->WRPCR, DSI_WRPCR_PLLEN);\
989  UNUSED(tmpreg); \
990  } while(0U)
991 
997 #define __HAL_DSI_PLL_DISABLE(__HANDLE__) do { \
998  __IO uint32_t tmpreg = 0x00U; \
999  CLEAR_BIT((__HANDLE__)->Instance->WRPCR, DSI_WRPCR_PLLEN);\
1000  /* Delay after an DSI PLL disabling */ \
1001  tmpreg = READ_BIT((__HANDLE__)->Instance->WRPCR, DSI_WRPCR_PLLEN);\
1002  UNUSED(tmpreg); \
1003  } while(0U)
1004 
1010 #define __HAL_DSI_REG_ENABLE(__HANDLE__) do { \
1011  __IO uint32_t tmpreg = 0x00U; \
1012  SET_BIT((__HANDLE__)->Instance->WRPCR, DSI_WRPCR_REGEN);\
1013  /* Delay after an DSI regulator enabling */ \
1014  tmpreg = READ_BIT((__HANDLE__)->Instance->WRPCR, DSI_WRPCR_REGEN);\
1015  UNUSED(tmpreg); \
1016  } while(0U)
1017 
1023 #define __HAL_DSI_REG_DISABLE(__HANDLE__) do { \
1024  __IO uint32_t tmpreg = 0x00U; \
1025  CLEAR_BIT((__HANDLE__)->Instance->WRPCR, DSI_WRPCR_REGEN);\
1026  /* Delay after an DSI regulator disabling */ \
1027  tmpreg = READ_BIT((__HANDLE__)->Instance->WRPCR, DSI_WRPCR_REGEN);\
1028  UNUSED(tmpreg); \
1029  } while(0U)
1030 
1046 #define __HAL_DSI_GET_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->WISR & (__FLAG__))
1047 
1060 #define __HAL_DSI_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->WIFCR = (__FLAG__))
1061 
1074 #define __HAL_DSI_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->WIER |= (__INTERRUPT__))
1075 
1088 #define __HAL_DSI_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->WIER &= ~(__INTERRUPT__))
1089 
1102 #define __HAL_DSI_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->WIER & (__INTERRUPT__))
1103 
1104 /* Exported functions --------------------------------------------------------*/
1108 HAL_StatusTypeDef HAL_DSI_Init(DSI_HandleTypeDef *hdsi, DSI_PLLInitTypeDef *PLLInit);
1109 HAL_StatusTypeDef HAL_DSI_DeInit(DSI_HandleTypeDef *hdsi);
1110 void HAL_DSI_MspInit(DSI_HandleTypeDef *hdsi);
1111 void HAL_DSI_MspDeInit(DSI_HandleTypeDef *hdsi);
1112 
1113 void HAL_DSI_IRQHandler(DSI_HandleTypeDef *hdsi);
1114 void HAL_DSI_TearingEffectCallback(DSI_HandleTypeDef *hdsi);
1115 void HAL_DSI_EndOfRefreshCallback(DSI_HandleTypeDef *hdsi);
1116 void HAL_DSI_ErrorCallback(DSI_HandleTypeDef *hdsi);
1117 
1118 /* Callbacks Register/UnRegister functions ***********************************/
1119 #if (USE_HAL_DSI_REGISTER_CALLBACKS == 1)
1120 HAL_StatusTypeDef HAL_DSI_RegisterCallback(DSI_HandleTypeDef *hdsi, HAL_DSI_CallbackIDTypeDef CallbackID,
1121  pDSI_CallbackTypeDef pCallback);
1122 HAL_StatusTypeDef HAL_DSI_UnRegisterCallback(DSI_HandleTypeDef *hdsi, HAL_DSI_CallbackIDTypeDef CallbackID);
1123 #endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
1124 
1125 HAL_StatusTypeDef HAL_DSI_SetGenericVCID(DSI_HandleTypeDef *hdsi, uint32_t VirtualChannelID);
1126 HAL_StatusTypeDef HAL_DSI_ConfigVideoMode(DSI_HandleTypeDef *hdsi, DSI_VidCfgTypeDef *VidCfg);
1127 HAL_StatusTypeDef HAL_DSI_ConfigAdaptedCommandMode(DSI_HandleTypeDef *hdsi, DSI_CmdCfgTypeDef *CmdCfg);
1128 HAL_StatusTypeDef HAL_DSI_ConfigCommand(DSI_HandleTypeDef *hdsi, DSI_LPCmdTypeDef *LPCmd);
1129 HAL_StatusTypeDef HAL_DSI_ConfigFlowControl(DSI_HandleTypeDef *hdsi, uint32_t FlowControl);
1130 HAL_StatusTypeDef HAL_DSI_ConfigPhyTimer(DSI_HandleTypeDef *hdsi, DSI_PHY_TimerTypeDef *PhyTimers);
1131 HAL_StatusTypeDef HAL_DSI_ConfigHostTimeouts(DSI_HandleTypeDef *hdsi, DSI_HOST_TimeoutTypeDef *HostTimeouts);
1132 HAL_StatusTypeDef HAL_DSI_Start(DSI_HandleTypeDef *hdsi);
1133 HAL_StatusTypeDef HAL_DSI_Stop(DSI_HandleTypeDef *hdsi);
1134 HAL_StatusTypeDef HAL_DSI_Refresh(DSI_HandleTypeDef *hdsi);
1135 HAL_StatusTypeDef HAL_DSI_ColorMode(DSI_HandleTypeDef *hdsi, uint32_t ColorMode);
1136 HAL_StatusTypeDef HAL_DSI_Shutdown(DSI_HandleTypeDef *hdsi, uint32_t Shutdown);
1137 HAL_StatusTypeDef HAL_DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
1138  uint32_t ChannelID,
1139  uint32_t Mode,
1140  uint32_t Param1,
1141  uint32_t Param2);
1142 HAL_StatusTypeDef HAL_DSI_LongWrite(DSI_HandleTypeDef *hdsi,
1143  uint32_t ChannelID,
1144  uint32_t Mode,
1145  uint32_t NbParams,
1146  uint32_t Param1,
1147  uint8_t *ParametersTable);
1148 HAL_StatusTypeDef HAL_DSI_Read(DSI_HandleTypeDef *hdsi,
1149  uint32_t ChannelNbr,
1150  uint8_t *Array,
1151  uint32_t Size,
1152  uint32_t Mode,
1153  uint32_t DCSCmd,
1154  uint8_t *ParametersTable);
1155 HAL_StatusTypeDef HAL_DSI_EnterULPMData(DSI_HandleTypeDef *hdsi);
1156 HAL_StatusTypeDef HAL_DSI_ExitULPMData(DSI_HandleTypeDef *hdsi);
1157 HAL_StatusTypeDef HAL_DSI_EnterULPM(DSI_HandleTypeDef *hdsi);
1158 HAL_StatusTypeDef HAL_DSI_ExitULPM(DSI_HandleTypeDef *hdsi);
1159 
1160 HAL_StatusTypeDef HAL_DSI_PatternGeneratorStart(DSI_HandleTypeDef *hdsi, uint32_t Mode, uint32_t Orientation);
1161 HAL_StatusTypeDef HAL_DSI_PatternGeneratorStop(DSI_HandleTypeDef *hdsi);
1162 
1163 HAL_StatusTypeDef HAL_DSI_SetSlewRateAndDelayTuning(DSI_HandleTypeDef *hdsi, uint32_t CommDelay, uint32_t Lane,
1164  uint32_t Value);
1165 HAL_StatusTypeDef HAL_DSI_SetLowPowerRXFilter(DSI_HandleTypeDef *hdsi, uint32_t Frequency);
1166 HAL_StatusTypeDef HAL_DSI_SetSDD(DSI_HandleTypeDef *hdsi, FunctionalState State);
1167 HAL_StatusTypeDef HAL_DSI_SetLanePinsConfiguration(DSI_HandleTypeDef *hdsi, uint32_t CustomLane, uint32_t Lane,
1168  FunctionalState State);
1169 HAL_StatusTypeDef HAL_DSI_SetPHYTimings(DSI_HandleTypeDef *hdsi, uint32_t Timing, FunctionalState State,
1170  uint32_t Value);
1171 HAL_StatusTypeDef HAL_DSI_ForceTXStopMode(DSI_HandleTypeDef *hdsi, uint32_t Lane, FunctionalState State);
1172 HAL_StatusTypeDef HAL_DSI_ForceRXLowPower(DSI_HandleTypeDef *hdsi, FunctionalState State);
1173 HAL_StatusTypeDef HAL_DSI_ForceDataLanesInRX(DSI_HandleTypeDef *hdsi, FunctionalState State);
1174 HAL_StatusTypeDef HAL_DSI_SetPullDown(DSI_HandleTypeDef *hdsi, FunctionalState State);
1175 HAL_StatusTypeDef HAL_DSI_SetContentionDetectionOff(DSI_HandleTypeDef *hdsi, FunctionalState State);
1176 
1177 uint32_t HAL_DSI_GetError(DSI_HandleTypeDef *hdsi);
1178 HAL_StatusTypeDef HAL_DSI_ConfigErrorMonitor(DSI_HandleTypeDef *hdsi, uint32_t ActiveErrors);
1179 HAL_DSI_StateTypeDef HAL_DSI_GetState(DSI_HandleTypeDef *hdsi);
1184 /* Private types -------------------------------------------------------------*/
1193 /* Private defines -----------------------------------------------------------*/
1202 /* Private variables ---------------------------------------------------------*/
1211 /* Private constants ---------------------------------------------------------*/
1215 #define DSI_MAX_RETURN_PKT_SIZE (0x00000037U)
1220 /* Private macros ------------------------------------------------------------*/
1221 
1224 #define IS_DSI_PLL_NDIV(NDIV) ((10U <= (NDIV)) && ((NDIV) <= 125U))
1225 #define IS_DSI_PLL_IDF(IDF) (((IDF) == DSI_PLL_IN_DIV1) || \
1226  ((IDF) == DSI_PLL_IN_DIV2) || \
1227  ((IDF) == DSI_PLL_IN_DIV3) || \
1228  ((IDF) == DSI_PLL_IN_DIV4) || \
1229  ((IDF) == DSI_PLL_IN_DIV5) || \
1230  ((IDF) == DSI_PLL_IN_DIV6) || \
1231  ((IDF) == DSI_PLL_IN_DIV7))
1232 #define IS_DSI_PLL_ODF(ODF) (((ODF) == DSI_PLL_OUT_DIV1) || \
1233  ((ODF) == DSI_PLL_OUT_DIV2) || \
1234  ((ODF) == DSI_PLL_OUT_DIV4) || \
1235  ((ODF) == DSI_PLL_OUT_DIV8))
1236 #define IS_DSI_AUTO_CLKLANE_CONTROL(AutoClkLane) (((AutoClkLane) == DSI_AUTO_CLK_LANE_CTRL_DISABLE) || ((AutoClkLane) == DSI_AUTO_CLK_LANE_CTRL_ENABLE))
1237 #define IS_DSI_NUMBER_OF_LANES(NumberOfLanes) (((NumberOfLanes) == DSI_ONE_DATA_LANE) || ((NumberOfLanes) == DSI_TWO_DATA_LANES))
1238 #define IS_DSI_FLOW_CONTROL(FlowControl) (((FlowControl) | DSI_FLOW_CONTROL_ALL) == DSI_FLOW_CONTROL_ALL)
1239 #define IS_DSI_COLOR_CODING(ColorCoding) ((ColorCoding) <= 5U)
1240 #define IS_DSI_LOOSELY_PACKED(LooselyPacked) (((LooselyPacked) == DSI_LOOSELY_PACKED_ENABLE) || ((LooselyPacked) == DSI_LOOSELY_PACKED_DISABLE))
1241 #define IS_DSI_DE_POLARITY(DataEnable) (((DataEnable) == DSI_DATA_ENABLE_ACTIVE_HIGH) || ((DataEnable) == DSI_DATA_ENABLE_ACTIVE_LOW))
1242 #define IS_DSI_VSYNC_POLARITY(VSYNC) (((VSYNC) == DSI_VSYNC_ACTIVE_HIGH) || ((VSYNC) == DSI_VSYNC_ACTIVE_LOW))
1243 #define IS_DSI_HSYNC_POLARITY(HSYNC) (((HSYNC) == DSI_HSYNC_ACTIVE_HIGH) || ((HSYNC) == DSI_HSYNC_ACTIVE_LOW))
1244 #define IS_DSI_VIDEO_MODE_TYPE(VideoModeType) (((VideoModeType) == DSI_VID_MODE_NB_PULSES) || \
1245  ((VideoModeType) == DSI_VID_MODE_NB_EVENTS) || \
1246  ((VideoModeType) == DSI_VID_MODE_BURST))
1247 #define IS_DSI_COLOR_MODE(ColorMode) (((ColorMode) == DSI_COLOR_MODE_FULL) || ((ColorMode) == DSI_COLOR_MODE_EIGHT))
1248 #define IS_DSI_SHUT_DOWN(ShutDown) (((ShutDown) == DSI_DISPLAY_ON) || ((ShutDown) == DSI_DISPLAY_OFF))
1249 #define IS_DSI_LP_COMMAND(LPCommand) (((LPCommand) == DSI_LP_COMMAND_DISABLE) || ((LPCommand) == DSI_LP_COMMAND_ENABLE))
1250 #define IS_DSI_LP_HFP(LPHFP) (((LPHFP) == DSI_LP_HFP_DISABLE) || ((LPHFP) == DSI_LP_HFP_ENABLE))
1251 #define IS_DSI_LP_HBP(LPHBP) (((LPHBP) == DSI_LP_HBP_DISABLE) || ((LPHBP) == DSI_LP_HBP_ENABLE))
1252 #define IS_DSI_LP_VACTIVE(LPVActive) (((LPVActive) == DSI_LP_VACT_DISABLE) || ((LPVActive) == DSI_LP_VACT_ENABLE))
1253 #define IS_DSI_LP_VFP(LPVFP) (((LPVFP) == DSI_LP_VFP_DISABLE) || ((LPVFP) == DSI_LP_VFP_ENABLE))
1254 #define IS_DSI_LP_VBP(LPVBP) (((LPVBP) == DSI_LP_VBP_DISABLE) || ((LPVBP) == DSI_LP_VBP_ENABLE))
1255 #define IS_DSI_LP_VSYNC(LPVSYNC) (((LPVSYNC) == DSI_LP_VSYNC_DISABLE) || ((LPVSYNC) == DSI_LP_VSYNC_ENABLE))
1256 #define IS_DSI_FBTAA(FrameBTAAcknowledge) (((FrameBTAAcknowledge) == DSI_FBTAA_DISABLE) || ((FrameBTAAcknowledge) == DSI_FBTAA_ENABLE))
1257 #define IS_DSI_TE_SOURCE(TESource) (((TESource) == DSI_TE_DSILINK) || ((TESource) == DSI_TE_EXTERNAL))
1258 #define IS_DSI_TE_POLARITY(TEPolarity) (((TEPolarity) == DSI_TE_RISING_EDGE) || ((TEPolarity) == DSI_TE_FALLING_EDGE))
1259 #define IS_DSI_AUTOMATIC_REFRESH(AutomaticRefresh) (((AutomaticRefresh) == DSI_AR_DISABLE) || ((AutomaticRefresh) == DSI_AR_ENABLE))
1260 #define IS_DSI_VS_POLARITY(VSPolarity) (((VSPolarity) == DSI_VSYNC_FALLING) || ((VSPolarity) == DSI_VSYNC_RISING))
1261 #define IS_DSI_TE_ACK_REQUEST(TEAcknowledgeRequest) (((TEAcknowledgeRequest) == DSI_TE_ACKNOWLEDGE_DISABLE) || ((TEAcknowledgeRequest) == DSI_TE_ACKNOWLEDGE_ENABLE))
1262 #define IS_DSI_ACK_REQUEST(AcknowledgeRequest) (((AcknowledgeRequest) == DSI_ACKNOWLEDGE_DISABLE) || ((AcknowledgeRequest) == DSI_ACKNOWLEDGE_ENABLE))
1263 #define IS_DSI_LP_GSW0P(LP_GSW0P) (((LP_GSW0P) == DSI_LP_GSW0P_DISABLE) || ((LP_GSW0P) == DSI_LP_GSW0P_ENABLE))
1264 #define IS_DSI_LP_GSW1P(LP_GSW1P) (((LP_GSW1P) == DSI_LP_GSW1P_DISABLE) || ((LP_GSW1P) == DSI_LP_GSW1P_ENABLE))
1265 #define IS_DSI_LP_GSW2P(LP_GSW2P) (((LP_GSW2P) == DSI_LP_GSW2P_DISABLE) || ((LP_GSW2P) == DSI_LP_GSW2P_ENABLE))
1266 #define IS_DSI_LP_GSR0P(LP_GSR0P) (((LP_GSR0P) == DSI_LP_GSR0P_DISABLE) || ((LP_GSR0P) == DSI_LP_GSR0P_ENABLE))
1267 #define IS_DSI_LP_GSR1P(LP_GSR1P) (((LP_GSR1P) == DSI_LP_GSR1P_DISABLE) || ((LP_GSR1P) == DSI_LP_GSR1P_ENABLE))
1268 #define IS_DSI_LP_GSR2P(LP_GSR2P) (((LP_GSR2P) == DSI_LP_GSR2P_DISABLE) || ((LP_GSR2P) == DSI_LP_GSR2P_ENABLE))
1269 #define IS_DSI_LP_GLW(LP_GLW) (((LP_GLW) == DSI_LP_GLW_DISABLE) || ((LP_GLW) == DSI_LP_GLW_ENABLE))
1270 #define IS_DSI_LP_DSW0P(LP_DSW0P) (((LP_DSW0P) == DSI_LP_DSW0P_DISABLE) || ((LP_DSW0P) == DSI_LP_DSW0P_ENABLE))
1271 #define IS_DSI_LP_DSW1P(LP_DSW1P) (((LP_DSW1P) == DSI_LP_DSW1P_DISABLE) || ((LP_DSW1P) == DSI_LP_DSW1P_ENABLE))
1272 #define IS_DSI_LP_DSR0P(LP_DSR0P) (((LP_DSR0P) == DSI_LP_DSR0P_DISABLE) || ((LP_DSR0P) == DSI_LP_DSR0P_ENABLE))
1273 #define IS_DSI_LP_DLW(LP_DLW) (((LP_DLW) == DSI_LP_DLW_DISABLE) || ((LP_DLW) == DSI_LP_DLW_ENABLE))
1274 #define IS_DSI_LP_MRDP(LP_MRDP) (((LP_MRDP) == DSI_LP_MRDP_DISABLE) || ((LP_MRDP) == DSI_LP_MRDP_ENABLE))
1275 #define IS_DSI_SHORT_WRITE_PACKET_TYPE(MODE) (((MODE) == DSI_DCS_SHORT_PKT_WRITE_P0) || \
1276  ((MODE) == DSI_DCS_SHORT_PKT_WRITE_P1) || \
1277  ((MODE) == DSI_GEN_SHORT_PKT_WRITE_P0) || \
1278  ((MODE) == DSI_GEN_SHORT_PKT_WRITE_P1) || \
1279  ((MODE) == DSI_GEN_SHORT_PKT_WRITE_P2))
1280 #define IS_DSI_LONG_WRITE_PACKET_TYPE(MODE) (((MODE) == DSI_DCS_LONG_PKT_WRITE) || \
1281  ((MODE) == DSI_GEN_LONG_PKT_WRITE))
1282 #define IS_DSI_READ_PACKET_TYPE(MODE) (((MODE) == DSI_DCS_SHORT_PKT_READ) || \
1283  ((MODE) == DSI_GEN_SHORT_PKT_READ_P0) || \
1284  ((MODE) == DSI_GEN_SHORT_PKT_READ_P1) || \
1285  ((MODE) == DSI_GEN_SHORT_PKT_READ_P2))
1286 #define IS_DSI_COMMUNICATION_DELAY(CommDelay) (((CommDelay) == DSI_SLEW_RATE_HSTX) || ((CommDelay) == DSI_SLEW_RATE_LPTX) || ((CommDelay) == DSI_HS_DELAY))
1287 #define IS_DSI_LANE_GROUP(Lane) (((Lane) == DSI_CLOCK_LANE) || ((Lane) == DSI_DATA_LANES))
1288 #define IS_DSI_CUSTOM_LANE(CustomLane) (((CustomLane) == DSI_SWAP_LANE_PINS) || ((CustomLane) == DSI_INVERT_HS_SIGNAL))
1289 #define IS_DSI_LANE(Lane) (((Lane) == DSI_CLOCK_LANE) || ((Lane) == DSI_DATA_LANE0) || ((Lane) == DSI_DATA_LANE1))
1290 #define IS_DSI_PHY_TIMING(Timing) (((Timing) == DSI_TCLK_POST ) || \
1291  ((Timing) == DSI_TLPX_CLK ) || \
1292  ((Timing) == DSI_THS_EXIT ) || \
1293  ((Timing) == DSI_TLPX_DATA ) || \
1294  ((Timing) == DSI_THS_ZERO ) || \
1295  ((Timing) == DSI_THS_TRAIL ) || \
1296  ((Timing) == DSI_THS_PREPARE ) || \
1297  ((Timing) == DSI_TCLK_ZERO ) || \
1298  ((Timing) == DSI_TCLK_PREPARE))
1299 
1304 /* Private functions prototypes ----------------------------------------------*/
1313 /* Private functions ---------------------------------------------------------*/
1329 #endif /* DSI */
1330 
1331 #ifdef __cplusplus
1332 }
1333 #endif
1334 
1335 #endif /* STM32F7xx_HAL_DSI_H */
1336 
1337 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
__IO
#define __IO
Definition: imxrt1050/imxrt1050-evkb/CMSIS/core_cm7.h:237
Init
napi_value Init(napi_env env, napi_value exports)
Definition: porcupine/demo/c/pvrecorder/node/pv_recorder_napi.c:197
HAL_StatusTypeDef
HAL_StatusTypeDef
HAL Status structures definition
Definition: stm32f407/stm32f407g-disc1/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h:40
Timing
static FMC_SDRAM_TimingTypeDef Timing
Definition: stm32f769i_discovery_sdram.c:124
HAL_LockTypeDef
HAL_LockTypeDef
HAL Lock structures definition
Definition: stm32f407/stm32f407g-disc1/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h:51
DSI_TypeDef
DSI Controller.
Definition: stm32f469xx.h:408
stm32f7xx_hal_def.h
This file contains HAL common defines, enumeration, macros and structures definitions.
Mode
Definition: porcupine/demo/c/dr_libs/tests/external/miniaudio/extras/stb_vorbis.c:745
FunctionalState
FunctionalState
Definition: stm32f407/stm32f407g-disc1/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h:191

picovoice_driver
Author(s):
autogenerated on Fri Apr 1 2022 02:14:53