Go to the source code of this file.
Macros | |
#define | REG_CCFG_CAN0 (*(__IO uint32_t*)0x40088110U) |
(MATRIX) CAN0 Configuration Register More... | |
#define | REG_CCFG_DYNCKG (*(__IO uint32_t*)0x4008811CU) |
(MATRIX) Dynamic Clock Gating Register More... | |
#define | REG_CCFG_PCCR (*(__IO uint32_t*)0x40088118U) |
(MATRIX) Peripheral Clock Configuration Register More... | |
#define | REG_CCFG_SMCNFCS (*(__IO uint32_t*)0x40088124U) |
(MATRIX) SMC NAND Flash Chip Select Configuration Register More... | |
#define | REG_CCFG_SYSIO (*(__IO uint32_t*)0x40088114U) |
(MATRIX) System I/O and CAN1 Configuration Register More... | |
#define | REG_MATRIX_MCFG0 (*(__IO uint32_t*)0x40088000U) |
(MATRIX) Master Configuration Register 0 More... | |
#define | REG_MATRIX_MCFG1 (*(__IO uint32_t*)0x40088004U) |
(MATRIX) Master Configuration Register 1 More... | |
#define | REG_MATRIX_MCFG10 (*(__IO uint32_t*)0x40088028U) |
(MATRIX) Master Configuration Register 10 More... | |
#define | REG_MATRIX_MCFG11 (*(__IO uint32_t*)0x4008802CU) |
(MATRIX) Master Configuration Register 11 More... | |
#define | REG_MATRIX_MCFG12 (*(__IO uint32_t*)0x40088030U) |
(MATRIX) Master Configuration Register 12 More... | |
#define | REG_MATRIX_MCFG2 (*(__IO uint32_t*)0x40088008U) |
(MATRIX) Master Configuration Register 2 More... | |
#define | REG_MATRIX_MCFG3 (*(__IO uint32_t*)0x4008800CU) |
(MATRIX) Master Configuration Register 3 More... | |
#define | REG_MATRIX_MCFG4 (*(__IO uint32_t*)0x40088010U) |
(MATRIX) Master Configuration Register 4 More... | |
#define | REG_MATRIX_MCFG5 (*(__IO uint32_t*)0x40088014U) |
(MATRIX) Master Configuration Register 5 More... | |
#define | REG_MATRIX_MCFG6 (*(__IO uint32_t*)0x40088018U) |
(MATRIX) Master Configuration Register 6 More... | |
#define | REG_MATRIX_MCFG8 (*(__IO uint32_t*)0x40088020U) |
(MATRIX) Master Configuration Register 8 More... | |
#define | REG_MATRIX_MCFG9 (*(__IO uint32_t*)0x40088024U) |
(MATRIX) Master Configuration Register 9 More... | |
#define | REG_MATRIX_MRCR (*(__IO uint32_t*)0x40088100U) |
(MATRIX) Master Remap Control Register More... | |
#define | REG_MATRIX_PRAS0 (*(__IO uint32_t*)0x40088080U) |
(MATRIX) Priority Register A for Slave 0 More... | |
#define | REG_MATRIX_PRAS1 (*(__IO uint32_t*)0x40088088U) |
(MATRIX) Priority Register A for Slave 1 More... | |
#define | REG_MATRIX_PRAS2 (*(__IO uint32_t*)0x40088090U) |
(MATRIX) Priority Register A for Slave 2 More... | |
#define | REG_MATRIX_PRAS3 (*(__IO uint32_t*)0x40088098U) |
(MATRIX) Priority Register A for Slave 3 More... | |
#define | REG_MATRIX_PRAS4 (*(__IO uint32_t*)0x400880A0U) |
(MATRIX) Priority Register A for Slave 4 More... | |
#define | REG_MATRIX_PRAS5 (*(__IO uint32_t*)0x400880A8U) |
(MATRIX) Priority Register A for Slave 5 More... | |
#define | REG_MATRIX_PRAS6 (*(__IO uint32_t*)0x400880B0U) |
(MATRIX) Priority Register A for Slave 6 More... | |
#define | REG_MATRIX_PRAS7 (*(__IO uint32_t*)0x400880B8U) |
(MATRIX) Priority Register A for Slave 7 More... | |
#define | REG_MATRIX_PRAS8 (*(__IO uint32_t*)0x400880C0U) |
(MATRIX) Priority Register A for Slave 8 More... | |
#define | REG_MATRIX_PRBS0 (*(__IO uint32_t*)0x40088084U) |
(MATRIX) Priority Register B for Slave 0 More... | |
#define | REG_MATRIX_PRBS1 (*(__IO uint32_t*)0x4008808CU) |
(MATRIX) Priority Register B for Slave 1 More... | |
#define | REG_MATRIX_PRBS2 (*(__IO uint32_t*)0x40088094U) |
(MATRIX) Priority Register B for Slave 2 More... | |
#define | REG_MATRIX_PRBS3 (*(__IO uint32_t*)0x4008809CU) |
(MATRIX) Priority Register B for Slave 3 More... | |
#define | REG_MATRIX_PRBS4 (*(__IO uint32_t*)0x400880A4U) |
(MATRIX) Priority Register B for Slave 4 More... | |
#define | REG_MATRIX_PRBS5 (*(__IO uint32_t*)0x400880ACU) |
(MATRIX) Priority Register B for Slave 5 More... | |
#define | REG_MATRIX_PRBS6 (*(__IO uint32_t*)0x400880B4U) |
(MATRIX) Priority Register B for Slave 6 More... | |
#define | REG_MATRIX_PRBS7 (*(__IO uint32_t*)0x400880BCU) |
(MATRIX) Priority Register B for Slave 7 More... | |
#define | REG_MATRIX_PRBS8 (*(__IO uint32_t*)0x400880C4U) |
(MATRIX) Priority Register B for Slave 8 More... | |
#define | REG_MATRIX_SCFG (*(__IO uint32_t*)0x40088040U) |
(MATRIX) Slave Configuration Register More... | |
#define | REG_MATRIX_VERSION (*(__I uint32_t*)0x400881FCU) |
(MATRIX) Version Register More... | |
#define | REG_MATRIX_WPMR (*(__IO uint32_t*)0x400881E4U) |
(MATRIX) Write Protection Mode Register More... | |
#define | REG_MATRIX_WPSR (*(__I uint32_t*)0x400881E8U) |
(MATRIX) Write Protection Status Register More... | |
Copyright (c) 2015-2018 Microchip Technology Inc. and its subsidiaries.
Definition in file instance/matrix.h.
#define REG_CCFG_CAN0 (*(__IO uint32_t*)0x40088110U) |
(MATRIX) CAN0 Configuration Register
Definition at line 113 of file instance/matrix.h.
#define REG_CCFG_DYNCKG (*(__IO uint32_t*)0x4008811CU) |
(MATRIX) Dynamic Clock Gating Register
Definition at line 116 of file instance/matrix.h.
#define REG_CCFG_PCCR (*(__IO uint32_t*)0x40088118U) |
(MATRIX) Peripheral Clock Configuration Register
Definition at line 115 of file instance/matrix.h.
#define REG_CCFG_SMCNFCS (*(__IO uint32_t*)0x40088124U) |
(MATRIX) SMC NAND Flash Chip Select Configuration Register
Definition at line 117 of file instance/matrix.h.
#define REG_CCFG_SYSIO (*(__IO uint32_t*)0x40088114U) |
(MATRIX) System I/O and CAN1 Configuration Register
Definition at line 114 of file instance/matrix.h.
#define REG_MATRIX_MCFG0 (*(__IO uint32_t*)0x40088000U) |
(MATRIX) Master Configuration Register 0
Definition at line 81 of file instance/matrix.h.
#define REG_MATRIX_MCFG1 (*(__IO uint32_t*)0x40088004U) |
(MATRIX) Master Configuration Register 1
Definition at line 82 of file instance/matrix.h.
#define REG_MATRIX_MCFG10 (*(__IO uint32_t*)0x40088028U) |
(MATRIX) Master Configuration Register 10
Definition at line 90 of file instance/matrix.h.
#define REG_MATRIX_MCFG11 (*(__IO uint32_t*)0x4008802CU) |
(MATRIX) Master Configuration Register 11
Definition at line 91 of file instance/matrix.h.
#define REG_MATRIX_MCFG12 (*(__IO uint32_t*)0x40088030U) |
(MATRIX) Master Configuration Register 12
Definition at line 92 of file instance/matrix.h.
#define REG_MATRIX_MCFG2 (*(__IO uint32_t*)0x40088008U) |
(MATRIX) Master Configuration Register 2
Definition at line 83 of file instance/matrix.h.
#define REG_MATRIX_MCFG3 (*(__IO uint32_t*)0x4008800CU) |
(MATRIX) Master Configuration Register 3
Definition at line 84 of file instance/matrix.h.
#define REG_MATRIX_MCFG4 (*(__IO uint32_t*)0x40088010U) |
(MATRIX) Master Configuration Register 4
Definition at line 85 of file instance/matrix.h.
#define REG_MATRIX_MCFG5 (*(__IO uint32_t*)0x40088014U) |
(MATRIX) Master Configuration Register 5
Definition at line 86 of file instance/matrix.h.
#define REG_MATRIX_MCFG6 (*(__IO uint32_t*)0x40088018U) |
(MATRIX) Master Configuration Register 6
Definition at line 87 of file instance/matrix.h.
#define REG_MATRIX_MCFG8 (*(__IO uint32_t*)0x40088020U) |
(MATRIX) Master Configuration Register 8
Definition at line 88 of file instance/matrix.h.
#define REG_MATRIX_MCFG9 (*(__IO uint32_t*)0x40088024U) |
(MATRIX) Master Configuration Register 9
Definition at line 89 of file instance/matrix.h.
#define REG_MATRIX_MRCR (*(__IO uint32_t*)0x40088100U) |
(MATRIX) Master Remap Control Register
Definition at line 112 of file instance/matrix.h.
#define REG_MATRIX_PRAS0 (*(__IO uint32_t*)0x40088080U) |
(MATRIX) Priority Register A for Slave 0
Definition at line 94 of file instance/matrix.h.
#define REG_MATRIX_PRAS1 (*(__IO uint32_t*)0x40088088U) |
(MATRIX) Priority Register A for Slave 1
Definition at line 96 of file instance/matrix.h.
#define REG_MATRIX_PRAS2 (*(__IO uint32_t*)0x40088090U) |
(MATRIX) Priority Register A for Slave 2
Definition at line 98 of file instance/matrix.h.
#define REG_MATRIX_PRAS3 (*(__IO uint32_t*)0x40088098U) |
(MATRIX) Priority Register A for Slave 3
Definition at line 100 of file instance/matrix.h.
#define REG_MATRIX_PRAS4 (*(__IO uint32_t*)0x400880A0U) |
(MATRIX) Priority Register A for Slave 4
Definition at line 102 of file instance/matrix.h.
#define REG_MATRIX_PRAS5 (*(__IO uint32_t*)0x400880A8U) |
(MATRIX) Priority Register A for Slave 5
Definition at line 104 of file instance/matrix.h.
#define REG_MATRIX_PRAS6 (*(__IO uint32_t*)0x400880B0U) |
(MATRIX) Priority Register A for Slave 6
Definition at line 106 of file instance/matrix.h.
#define REG_MATRIX_PRAS7 (*(__IO uint32_t*)0x400880B8U) |
(MATRIX) Priority Register A for Slave 7
Definition at line 108 of file instance/matrix.h.
#define REG_MATRIX_PRAS8 (*(__IO uint32_t*)0x400880C0U) |
(MATRIX) Priority Register A for Slave 8
Definition at line 110 of file instance/matrix.h.
#define REG_MATRIX_PRBS0 (*(__IO uint32_t*)0x40088084U) |
(MATRIX) Priority Register B for Slave 0
Definition at line 95 of file instance/matrix.h.
#define REG_MATRIX_PRBS1 (*(__IO uint32_t*)0x4008808CU) |
(MATRIX) Priority Register B for Slave 1
Definition at line 97 of file instance/matrix.h.
#define REG_MATRIX_PRBS2 (*(__IO uint32_t*)0x40088094U) |
(MATRIX) Priority Register B for Slave 2
Definition at line 99 of file instance/matrix.h.
#define REG_MATRIX_PRBS3 (*(__IO uint32_t*)0x4008809CU) |
(MATRIX) Priority Register B for Slave 3
Definition at line 101 of file instance/matrix.h.
#define REG_MATRIX_PRBS4 (*(__IO uint32_t*)0x400880A4U) |
(MATRIX) Priority Register B for Slave 4
Definition at line 103 of file instance/matrix.h.
#define REG_MATRIX_PRBS5 (*(__IO uint32_t*)0x400880ACU) |
(MATRIX) Priority Register B for Slave 5
Definition at line 105 of file instance/matrix.h.
#define REG_MATRIX_PRBS6 (*(__IO uint32_t*)0x400880B4U) |
(MATRIX) Priority Register B for Slave 6
Definition at line 107 of file instance/matrix.h.
#define REG_MATRIX_PRBS7 (*(__IO uint32_t*)0x400880BCU) |
(MATRIX) Priority Register B for Slave 7
Definition at line 109 of file instance/matrix.h.
#define REG_MATRIX_PRBS8 (*(__IO uint32_t*)0x400880C4U) |
(MATRIX) Priority Register B for Slave 8
Definition at line 111 of file instance/matrix.h.
#define REG_MATRIX_SCFG (*(__IO uint32_t*)0x40088040U) |
(MATRIX) Slave Configuration Register
Definition at line 93 of file instance/matrix.h.
#define REG_MATRIX_VERSION (*(__I uint32_t*)0x400881FCU) |
(MATRIX) Version Register
Definition at line 120 of file instance/matrix.h.
#define REG_MATRIX_WPMR (*(__IO uint32_t*)0x400881E4U) |
(MATRIX) Write Protection Mode Register
Definition at line 118 of file instance/matrix.h.
#define REG_MATRIX_WPSR (*(__I uint32_t*)0x400881E8U) |
(MATRIX) Write Protection Status Register
Definition at line 119 of file instance/matrix.h.