sub_if.h File Reference
Go to the source code of this file.
Classes |
struct | sub_tag_t |
Defines |
#define | __GENF_NOSLA 0x04 |
#define | __GENF_NOSTOP 0x02 |
#define | __GENF_RESTART 0x01 |
#define | __I2C_DATA_ACK 0x28 |
#define | __I2C_DATA_NAK 0x30 |
#define | __I2C_ERROR 0xF8 |
#define | __I2C_ILLEGAL 0xFF |
#define | __I2C_READ_ACK 0x50 |
#define | __I2C_READ_ACK_TO 0xE3 |
#define | __I2C_READ_NAK 0x58 |
#define | __I2C_READ_NAK_TO 0xE4 |
#define | __I2C_RESTART 0x10 |
#define | __I2C_SLA_ARB 0x38 |
#define | __I2C_SLAR_ACK 0x40 |
#define | __I2C_SLAR_NAK 0x48 |
#define | __I2C_SLAW_ACK 0x18 |
#define | __I2C_SLAW_NAK 0x20 |
#define | __I2C_START 0x08 |
#define | __I2C_START_TO 0xE1 |
#define | __I2C_STOP_TO 0xE2 |
#define | __I2C_WAIT_TO 0xE0 |
#define | __I2C_WRITE_TO 0xE5 |
#define | __LCD_NOT_SUPPORTED 0xFF |
#define | MAX_ADC_READS 30 |
#define | SUB_ADC_CONFIG 0x58 |
#define | SUB_ADC_READ 0x59 |
#define | SUB_BB_I2C_CONFIG 0x82 |
#define | SUB_BB_I2C_RDWR 0x84 |
#define | SUB_BB_I2C_SCAN 0x83 |
#define | SUB_BB_I2C_START 0x80 |
#define | SUB_BB_I2C_STOP 0x81 |
#define | SUB_BOOT_WRITE_NVRAM 1 |
#define | SUB_FAST_PWM_CONFIG 0x66 |
#define | SUB_FAST_PWM_SET 0x67 |
#define | SUB_FIFO_CONFIG 0x70 |
#define | SUB_GET_VERSION 0x00 |
#define | SUB_GPIO_CONFIG 0x60 |
#define | SUB_GPIO_READ 0x61 |
#define | SUB_GPIO_WRITE 0x62 |
#define | SUB_GPIOB_CONFIG 0x63 |
#define | SUB_GPIOB_READ 0x64 |
#define | SUB_GPIOB_WRITE 0x65 |
#define | SUB_I2C_CONFIG 0x21 |
#define | SUB_I2C_FREQ 0x20 |
#define | SUB_I2C_GENERIC 0x12 |
#define | SUB_I2C_RDWR 0x14 |
#define | SUB_I2C_SCAN 0x15 |
#define | SUB_I2C_START 0x10 |
#define | SUB_I2C_STOP 0x11 |
#define | SUB_IR_CONFIG 0x90 |
#define | SUB_IR_TX 0x91 |
#define | SUB_LCD_WRITE 0x50 |
#define | SUB_MAX_BB_I2C_READ (SUB_MAX_PACK_LONG-1-offsetof(sub_tag_t,bb_i2c_rdwr_resp.data)) |
#define | SUB_MAX_BB_I2C_WRITE (SUB_MAX_PACK_LONG-1-offsetof(sub_tag_t,bb_i2c_rdwr_req.ma)) |
#define | SUB_MAX_I2C_READ (SUB_MAX_PACK-1-offsetof(sub_tag_t,i2c_rdwr_resp.data)) |
#define | SUB_MAX_I2C_SCAN (SUB_MAX_PACK-1-offsetof(sub_tag_t,i2c_scan_resp.slave_buf)) |
#define | SUB_MAX_I2C_WRITE (SUB_MAX_PACK-1-offsetof(sub_tag_t,i2c_rdwr_req.ma)) |
#define | SUB_MAX_IR_TX (SUB_MAX_PACK_LONG-1-offsetof(sub_tag_t,ir_tx_req.buf)) |
#define | SUB_MAX_LCD_STR 60 |
#define | SUB_MAX_MDIO_XFER ((SUB_MAX_PACK-1-offsetof(sub_tag_t,mdio_xfer_req.xfer[0]))/sizeof(struct mdio_xfer_st)) |
#define | SUB_MAX_PACK 64 |
#define | SUB_MAX_PACK_LONG 256 |
#define | SUB_MAX_RS_XFER (SUB_MAX_PACK-1-offsetof(sub_tag_t,RX_xfer_req.tx_buf)) |
#define | SUB_MAX_SPI_RDWR (SUB_MAX_PACK-1-offsetof(sub_tag_t,spi_rdwr_req.data)) |
#define | SUB_MAX_SPI_RDWR_LONG (SUB_MAX_PACK_LONG-1-offsetof(sub_tag_t,spi_rdwr_req.data)) |
#define | SUB_MAX_SPI_SDIO_RDWR (SUB_MAX_PACK-1-offsetof(sub_tag_t,spi_sdio_rdwr_req.data)) |
#define | SUB_MDIO_XFER 0x48 |
#define | SUB_PWM_CONFIG 0x6C |
#define | SUB_PWM_SET 0x6D |
#define | SUB_RS_CONFIG 0x68 |
#define | SUB_RS_TIMING 0x69 |
#define | SUB_RS_XFER 0x6A |
#define | SUB_SPI_CONFIG 0x40 |
#define | SUB_SPI_RDWR 0x43 |
#define | SUB_SPI_READ 0x41 |
#define | SUB_SPI_SDIO_RDWR 0x44 |
#define | SUB_SPI_WRITE 0x42 |
#define | SUB_UNKNOWN 0xFF |
#define | SUB_VENDOR_REQUEST 0x80 |
#define | SUB_WINDEX_BOOT 0x00 |
#define | SUB_WINDEX_CFG_VPD 0x03 |
#define | SUB_WINDEX_MODE 0x01 |
#define | SUB_WINDEX_VER 0x02 |
Define Documentation
#define __GENF_NOSLA 0x04 |
#define __GENF_NOSTOP 0x02 |
#define __GENF_RESTART 0x01 |
#define __I2C_DATA_ACK 0x28 |
#define __I2C_DATA_NAK 0x30 |
#define __I2C_ILLEGAL 0xFF |
#define __I2C_READ_ACK 0x50 |
#define __I2C_READ_ACK_TO 0xE3 |
#define __I2C_READ_NAK 0x58 |
#define __I2C_READ_NAK_TO 0xE4 |
#define __I2C_RESTART 0x10 |
#define __I2C_SLA_ARB 0x38 |
#define __I2C_SLAR_ACK 0x40 |
#define __I2C_SLAR_NAK 0x48 |
#define __I2C_SLAW_ACK 0x18 |
#define __I2C_SLAW_NAK 0x20 |
#define __I2C_START_TO 0xE1 |
#define __I2C_STOP_TO 0xE2 |
#define __I2C_WAIT_TO 0xE0 |
#define __I2C_WRITE_TO 0xE5 |
#define __LCD_NOT_SUPPORTED 0xFF |
#define SUB_ADC_CONFIG 0x58 |
#define SUB_ADC_READ 0x59 |
#define SUB_BB_I2C_CONFIG 0x82 |
#define SUB_BB_I2C_RDWR 0x84 |
#define SUB_BB_I2C_SCAN 0x83 |
#define SUB_BB_I2C_START 0x80 |
#define SUB_BB_I2C_STOP 0x81 |
#define SUB_BOOT_WRITE_NVRAM 1 |
#define SUB_FAST_PWM_CONFIG 0x66 |
#define SUB_FAST_PWM_SET 0x67 |
#define SUB_FIFO_CONFIG 0x70 |
#define SUB_GET_VERSION 0x00 |
#define SUB_GPIO_CONFIG 0x60 |
#define SUB_GPIO_READ 0x61 |
#define SUB_GPIO_WRITE 0x62 |
#define SUB_GPIOB_CONFIG 0x63 |
#define SUB_GPIOB_READ 0x64 |
#define SUB_GPIOB_WRITE 0x65 |
#define SUB_I2C_CONFIG 0x21 |
#define SUB_I2C_FREQ 0x20 |
#define SUB_I2C_GENERIC 0x12 |
#define SUB_I2C_RDWR 0x14 |
#define SUB_I2C_SCAN 0x15 |
#define SUB_I2C_START 0x10 |
#define SUB_I2C_STOP 0x11 |
#define SUB_IR_CONFIG 0x90 |
#define SUB_LCD_WRITE 0x50 |
#define SUB_MAX_BB_I2C_READ (SUB_MAX_PACK_LONG-1-offsetof(sub_tag_t,bb_i2c_rdwr_resp.data)) |
#define SUB_MAX_BB_I2C_WRITE (SUB_MAX_PACK_LONG-1-offsetof(sub_tag_t,bb_i2c_rdwr_req.ma)) |
#define SUB_MAX_I2C_READ (SUB_MAX_PACK-1-offsetof(sub_tag_t,i2c_rdwr_resp.data)) |
#define SUB_MAX_I2C_SCAN (SUB_MAX_PACK-1-offsetof(sub_tag_t,i2c_scan_resp.slave_buf)) |
#define SUB_MAX_I2C_WRITE (SUB_MAX_PACK-1-offsetof(sub_tag_t,i2c_rdwr_req.ma)) |
#define SUB_MAX_IR_TX (SUB_MAX_PACK_LONG-1-offsetof(sub_tag_t,ir_tx_req.buf)) |
#define SUB_MAX_LCD_STR 60 |
#define SUB_MAX_MDIO_XFER ((SUB_MAX_PACK-1-offsetof(sub_tag_t,mdio_xfer_req.xfer[0]))/sizeof(struct mdio_xfer_st)) |
#define SUB_MAX_PACK_LONG 256 |
#define SUB_MAX_RS_XFER (SUB_MAX_PACK-1-offsetof(sub_tag_t,RX_xfer_req.tx_buf)) |
#define SUB_MAX_SPI_RDWR (SUB_MAX_PACK-1-offsetof(sub_tag_t,spi_rdwr_req.data)) |
#define SUB_MAX_SPI_RDWR_LONG (SUB_MAX_PACK_LONG-1-offsetof(sub_tag_t,spi_rdwr_req.data)) |
#define SUB_MAX_SPI_SDIO_RDWR (SUB_MAX_PACK-1-offsetof(sub_tag_t,spi_sdio_rdwr_req.data)) |
#define SUB_MDIO_XFER 0x48 |
#define SUB_PWM_CONFIG 0x6C |
#define SUB_RS_CONFIG 0x68 |
#define SUB_RS_TIMING 0x69 |
#define SUB_SPI_CONFIG 0x40 |
#define SUB_SPI_RDWR 0x43 |
#define SUB_SPI_READ 0x41 |
#define SUB_SPI_SDIO_RDWR 0x44 |
#define SUB_SPI_WRITE 0x42 |
#define SUB_VENDOR_REQUEST 0x80 |
#define SUB_WINDEX_BOOT 0x00 |
#define SUB_WINDEX_CFG_VPD 0x03 |
#define SUB_WINDEX_MODE 0x01 |
#define SUB_WINDEX_VER 0x02 |