Macros
instance/icm.h File Reference
This graph shows which files directly or indirectly include this file:

Go to the source code of this file.

Macros

#define REG_ICM_ADDRSIZE   (*(__I uint32_t*)0x400480ECU)
 (ICM) Address Size Register More...
 
#define REG_ICM_CFG   (*(__IO uint32_t*)0x40048000U)
 (ICM) Configuration Register More...
 
#define REG_ICM_CTRL   (*(__O uint32_t*)0x40048004U)
 (ICM) Control Register More...
 
#define REG_ICM_DSCR   (*(__IO uint32_t*)0x40048030U)
 (ICM) Region Descriptor Area Start Address Register More...
 
#define REG_ICM_FEATURES   (*(__I uint32_t*)0x400480F8U)
 (ICM) Feature Register More...
 
#define REG_ICM_HASH   (*(__IO uint32_t*)0x40048034U)
 (ICM) Region Hash Area Start Address Register More...
 
#define REG_ICM_IDR   (*(__O uint32_t*)0x40048014U)
 (ICM) Interrupt Disable Register More...
 
#define REG_ICM_IER   (*(__O uint32_t*)0x40048010U)
 (ICM) Interrupt Enable Register More...
 
#define REG_ICM_IMR   (*(__I uint32_t*)0x40048018U)
 (ICM) Interrupt Mask Register More...
 
#define REG_ICM_IPNAME   (*(__I uint32_t*)0x400480F0U)
 (ICM) IP Name 1 Register More...
 
#define REG_ICM_ISR   (*(__I uint32_t*)0x4004801CU)
 (ICM) Interrupt Status Register More...
 
#define REG_ICM_SR   (*(__I uint32_t*)0x40048008U)
 (ICM) Status Register More...
 
#define REG_ICM_UASR   (*(__I uint32_t*)0x40048020U)
 (ICM) Undefined Access Status Register More...
 
#define REG_ICM_UIHVAL   (*(__O uint32_t*)0x40048038U)
 (ICM) User Initial Hash Value 0 Register More...
 
#define REG_ICM_VERSION   (*(__I uint32_t*)0x400480FCU)
 (ICM) Version Register More...
 

Detailed Description

Copyright (c) 2015-2018 Microchip Technology Inc. and its subsidiaries.

Definition in file instance/icm.h.

Macro Definition Documentation

◆ REG_ICM_ADDRSIZE

#define REG_ICM_ADDRSIZE   (*(__I uint32_t*)0x400480ECU)

(ICM) Address Size Register

Definition at line 67 of file instance/icm.h.

◆ REG_ICM_CFG

#define REG_ICM_CFG   (*(__IO uint32_t*)0x40048000U)

(ICM) Configuration Register

Definition at line 56 of file instance/icm.h.

◆ REG_ICM_CTRL

#define REG_ICM_CTRL   (*(__O uint32_t*)0x40048004U)

(ICM) Control Register

Definition at line 57 of file instance/icm.h.

◆ REG_ICM_DSCR

#define REG_ICM_DSCR   (*(__IO uint32_t*)0x40048030U)

(ICM) Region Descriptor Area Start Address Register

Definition at line 64 of file instance/icm.h.

◆ REG_ICM_FEATURES

#define REG_ICM_FEATURES   (*(__I uint32_t*)0x400480F8U)

(ICM) Feature Register

Definition at line 69 of file instance/icm.h.

◆ REG_ICM_HASH

#define REG_ICM_HASH   (*(__IO uint32_t*)0x40048034U)

(ICM) Region Hash Area Start Address Register

Definition at line 65 of file instance/icm.h.

◆ REG_ICM_IDR

#define REG_ICM_IDR   (*(__O uint32_t*)0x40048014U)

(ICM) Interrupt Disable Register

Definition at line 60 of file instance/icm.h.

◆ REG_ICM_IER

#define REG_ICM_IER   (*(__O uint32_t*)0x40048010U)

(ICM) Interrupt Enable Register

Definition at line 59 of file instance/icm.h.

◆ REG_ICM_IMR

#define REG_ICM_IMR   (*(__I uint32_t*)0x40048018U)

(ICM) Interrupt Mask Register

Definition at line 61 of file instance/icm.h.

◆ REG_ICM_IPNAME

#define REG_ICM_IPNAME   (*(__I uint32_t*)0x400480F0U)

(ICM) IP Name 1 Register

Definition at line 68 of file instance/icm.h.

◆ REG_ICM_ISR

#define REG_ICM_ISR   (*(__I uint32_t*)0x4004801CU)

(ICM) Interrupt Status Register

Definition at line 62 of file instance/icm.h.

◆ REG_ICM_SR

#define REG_ICM_SR   (*(__I uint32_t*)0x40048008U)

(ICM) Status Register

Definition at line 58 of file instance/icm.h.

◆ REG_ICM_UASR

#define REG_ICM_UASR   (*(__I uint32_t*)0x40048020U)

(ICM) Undefined Access Status Register

Definition at line 63 of file instance/icm.h.

◆ REG_ICM_UIHVAL

#define REG_ICM_UIHVAL   (*(__O uint32_t*)0x40048038U)

(ICM) User Initial Hash Value 0 Register

Definition at line 66 of file instance/icm.h.

◆ REG_ICM_VERSION

#define REG_ICM_VERSION   (*(__I uint32_t*)0x400480FCU)

(ICM) Version Register

Definition at line 70 of file instance/icm.h.



inertial_sense_ros
Author(s):
autogenerated on Sat Sep 19 2020 03:19:05