Public Attributes | List of all members
FSMC_Bank1E_TypeDef Struct Reference
CMSIS_Device » Stm32f407xxCMSIS_Device » | Stm32f411xeCMSIS_Device » | Stm32f469xxCMSIS_Device » | Stm32f769xxCMSIS_Device » | Stm32h735xxCMSIS_Device » | Stm32h747xx » Peripheral_registers_structures

Flexible Static Memory Controller Bank1E. More...

#include <stm32f407xx.h>

Public Attributes

__IO uint32_t BWTR [7]
 

Detailed Description

Flexible Static Memory Controller Bank1E.

Definition at line 483 of file stm32f407xx.h.

Member Data Documentation

◆ BWTR

__IO uint32_t FSMC_Bank1E_TypeDef::BWTR[7]

NOR/PSRAM write timing registers, Address offset: 0x104-0x11C

Definition at line 485 of file stm32f407xx.h.

The documentation for this struct was generated from the following file:

picovoice_driver
Author(s):
autogenerated on Fri Apr 1 2022 02:15:19