utils/cmsis/same70/include/component/twihs.h

Go to the documentation of this file.

/*
 * Support and FAQ: visit <a href="https://www.microchip.com/support/">Microchip Support</a>
 */

#ifndef _SAME70_TWIHS_COMPONENT_
#define _SAME70_TWIHS_COMPONENT_

/* ============================================================================= */
/* ============================================================================= */

#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))

typedef struct {
  __O  uint32_t TWIHS_CR;      
  __IO uint32_t TWIHS_MMR;     
  __IO uint32_t TWIHS_SMR;     
  __IO uint32_t TWIHS_IADR;    
  __IO uint32_t TWIHS_CWGR;    
  __I  uint32_t Reserved1[3];
  __I  uint32_t TWIHS_SR;      
  __O  uint32_t TWIHS_IER;     
  __O  uint32_t TWIHS_IDR;     
  __I  uint32_t TWIHS_IMR;     
  __I  uint32_t TWIHS_RHR;     
  __O  uint32_t TWIHS_THR;     
  __IO uint32_t TWIHS_SMBTR;   
  __I  uint32_t Reserved2[2];
  __IO uint32_t TWIHS_FILTR;   
  __I  uint32_t Reserved3[1];
  __IO uint32_t TWIHS_SWMR;    
  __I  uint32_t Reserved4[32];
  __I  uint32_t TWIHS_DR;      
  __I  uint32_t Reserved5[4];
  __IO uint32_t TWIHS_WPMR;    
  __I  uint32_t TWIHS_WPSR;    
  __I  uint32_t Reserved6[4];
  __I  uint32_t TWIHS_VER;     
} Twihs;
#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- TWIHS_CR : (TWIHS Offset: 0x00) Control Register -------- */
#define TWIHS_CR_START (0x1u << 0) 
#define TWIHS_CR_STOP (0x1u << 1) 
#define TWIHS_CR_MSEN (0x1u << 2) 
#define TWIHS_CR_MSDIS (0x1u << 3) 
#define TWIHS_CR_SVEN (0x1u << 4) 
#define TWIHS_CR_SVDIS (0x1u << 5) 
#define TWIHS_CR_QUICK (0x1u << 6) 
#define TWIHS_CR_SWRST (0x1u << 7) 
#define TWIHS_CR_HSEN (0x1u << 8) 
#define TWIHS_CR_HSDIS (0x1u << 9) 
#define TWIHS_CR_SMBEN (0x1u << 10) 
#define TWIHS_CR_SMBDIS (0x1u << 11) 
#define TWIHS_CR_PECEN (0x1u << 12) 
#define TWIHS_CR_PECDIS (0x1u << 13) 
#define TWIHS_CR_PECRQ (0x1u << 14) 
#define TWIHS_CR_CLEAR (0x1u << 15) 
#define TWIHS_CR_ACMEN (0x1u << 16) 
#define TWIHS_CR_ACMDIS (0x1u << 17) 
#define TWIHS_CR_THRCLR (0x1u << 24) 
#define TWIHS_CR_LOCKCLR (0x1u << 26) 
#define TWIHS_CR_FIFOEN (0x1u << 28) 
#define TWIHS_CR_FIFODIS (0x1u << 29) 
/* -------- TWIHS_MMR : (TWIHS Offset: 0x04) Master Mode Register -------- */
#define TWIHS_MMR_IADRSZ_Pos 8
#define TWIHS_MMR_IADRSZ_Msk (0x3u << TWIHS_MMR_IADRSZ_Pos) 
#define TWIHS_MMR_IADRSZ(value) ((TWIHS_MMR_IADRSZ_Msk & ((value) << TWIHS_MMR_IADRSZ_Pos)))
#define   TWIHS_MMR_IADRSZ_NONE (0x0u << 8) 
#define   TWIHS_MMR_IADRSZ_1_BYTE (0x1u << 8) 
#define   TWIHS_MMR_IADRSZ_2_BYTE (0x2u << 8) 
#define   TWIHS_MMR_IADRSZ_3_BYTE (0x3u << 8) 
#define TWIHS_MMR_MREAD (0x1u << 12) 
#define TWIHS_MMR_DADR_Pos 16
#define TWIHS_MMR_DADR_Msk (0x7fu << TWIHS_MMR_DADR_Pos) 
#define TWIHS_MMR_DADR(value) ((TWIHS_MMR_DADR_Msk & ((value) << TWIHS_MMR_DADR_Pos)))
/* -------- TWIHS_SMR : (TWIHS Offset: 0x08) Slave Mode Register -------- */
#define TWIHS_SMR_NACKEN (0x1u << 0) 
#define TWIHS_SMR_SMDA (0x1u << 2) 
#define TWIHS_SMR_SMHH (0x1u << 3) 
#define TWIHS_SMR_SCLWSDIS (0x1u << 6) 
#define TWIHS_SMR_MASK_Pos 8
#define TWIHS_SMR_MASK_Msk (0x7fu << TWIHS_SMR_MASK_Pos) 
#define TWIHS_SMR_MASK(value) ((TWIHS_SMR_MASK_Msk & ((value) << TWIHS_SMR_MASK_Pos)))
#define TWIHS_SMR_SADR_Pos 16
#define TWIHS_SMR_SADR_Msk (0x7fu << TWIHS_SMR_SADR_Pos) 
#define TWIHS_SMR_SADR(value) ((TWIHS_SMR_SADR_Msk & ((value) << TWIHS_SMR_SADR_Pos)))
#define TWIHS_SMR_SADR1EN (0x1u << 28) 
#define TWIHS_SMR_SADR2EN (0x1u << 29) 
#define TWIHS_SMR_SADR3EN (0x1u << 30) 
#define TWIHS_SMR_DATAMEN (0x1u << 31) 
/* -------- TWIHS_IADR : (TWIHS Offset: 0x0C) Internal Address Register -------- */
#define TWIHS_IADR_IADR_Pos 0
#define TWIHS_IADR_IADR_Msk (0xffffffu << TWIHS_IADR_IADR_Pos) 
#define TWIHS_IADR_IADR(value) ((TWIHS_IADR_IADR_Msk & ((value) << TWIHS_IADR_IADR_Pos)))
/* -------- TWIHS_CWGR : (TWIHS Offset: 0x10) Clock Waveform Generator Register -------- */
#define TWIHS_CWGR_CLDIV_Pos 0
#define TWIHS_CWGR_CLDIV_Msk (0xffu << TWIHS_CWGR_CLDIV_Pos) 
#define TWIHS_CWGR_CLDIV(value) ((TWIHS_CWGR_CLDIV_Msk & ((value) << TWIHS_CWGR_CLDIV_Pos)))
#define TWIHS_CWGR_CHDIV_Pos 8
#define TWIHS_CWGR_CHDIV_Msk (0xffu << TWIHS_CWGR_CHDIV_Pos) 
#define TWIHS_CWGR_CHDIV(value) ((TWIHS_CWGR_CHDIV_Msk & ((value) << TWIHS_CWGR_CHDIV_Pos)))
#define TWIHS_CWGR_CKDIV_Pos 16
#define TWIHS_CWGR_CKDIV_Msk (0x7u << TWIHS_CWGR_CKDIV_Pos) 
#define TWIHS_CWGR_CKDIV(value) ((TWIHS_CWGR_CKDIV_Msk & ((value) << TWIHS_CWGR_CKDIV_Pos)))
#define TWIHS_CWGR_HOLD_Pos 24
#define TWIHS_CWGR_HOLD_Msk (0x3fu << TWIHS_CWGR_HOLD_Pos) 
#define TWIHS_CWGR_HOLD(value) ((TWIHS_CWGR_HOLD_Msk & ((value) << TWIHS_CWGR_HOLD_Pos)))
/* -------- TWIHS_SR : (TWIHS Offset: 0x20) Status Register -------- */
#define TWIHS_SR_TXCOMP (0x1u << 0) 
#define TWIHS_SR_RXRDY (0x1u << 1) 
#define TWIHS_SR_TXRDY (0x1u << 2) 
#define TWIHS_SR_SVREAD (0x1u << 3) 
#define TWIHS_SR_SVACC (0x1u << 4) 
#define TWIHS_SR_GACC (0x1u << 5) 
#define TWIHS_SR_OVRE (0x1u << 6) 
#define TWIHS_SR_UNRE (0x1u << 7) 
#define TWIHS_SR_NACK (0x1u << 8) 
#define TWIHS_SR_ARBLST (0x1u << 9) 
#define TWIHS_SR_SCLWS (0x1u << 10) 
#define TWIHS_SR_EOSACC (0x1u << 11) 
#define TWIHS_SR_MCACK (0x1u << 16) 
#define TWIHS_SR_TOUT (0x1u << 18) 
#define TWIHS_SR_PECERR (0x1u << 19) 
#define TWIHS_SR_SMBDAM (0x1u << 20) 
#define TWIHS_SR_SMBHHM (0x1u << 21) 
#define TWIHS_SR_SCL (0x1u << 24) 
#define TWIHS_SR_SDA (0x1u << 25) 
/* -------- TWIHS_IER : (TWIHS Offset: 0x24) Interrupt Enable Register -------- */
#define TWIHS_IER_TXCOMP (0x1u << 0) 
#define TWIHS_IER_RXRDY (0x1u << 1) 
#define TWIHS_IER_TXRDY (0x1u << 2) 
#define TWIHS_IER_SVACC (0x1u << 4) 
#define TWIHS_IER_GACC (0x1u << 5) 
#define TWIHS_IER_OVRE (0x1u << 6) 
#define TWIHS_IER_UNRE (0x1u << 7) 
#define TWIHS_IER_NACK (0x1u << 8) 
#define TWIHS_IER_ARBLST (0x1u << 9) 
#define TWIHS_IER_SCL_WS (0x1u << 10) 
#define TWIHS_IER_EOSACC (0x1u << 11) 
#define TWIHS_IER_MCACK (0x1u << 16) 
#define TWIHS_IER_TOUT (0x1u << 18) 
#define TWIHS_IER_PECERR (0x1u << 19) 
#define TWIHS_IER_SMBDAM (0x1u << 20) 
#define TWIHS_IER_SMBHHM (0x1u << 21) 
/* -------- TWIHS_IDR : (TWIHS Offset: 0x28) Interrupt Disable Register -------- */
#define TWIHS_IDR_TXCOMP (0x1u << 0) 
#define TWIHS_IDR_RXRDY (0x1u << 1) 
#define TWIHS_IDR_TXRDY (0x1u << 2) 
#define TWIHS_IDR_SVACC (0x1u << 4) 
#define TWIHS_IDR_GACC (0x1u << 5) 
#define TWIHS_IDR_OVRE (0x1u << 6) 
#define TWIHS_IDR_UNRE (0x1u << 7) 
#define TWIHS_IDR_NACK (0x1u << 8) 
#define TWIHS_IDR_ARBLST (0x1u << 9) 
#define TWIHS_IDR_SCL_WS (0x1u << 10) 
#define TWIHS_IDR_EOSACC (0x1u << 11) 
#define TWIHS_IDR_MCACK (0x1u << 16) 
#define TWIHS_IDR_TOUT (0x1u << 18) 
#define TWIHS_IDR_PECERR (0x1u << 19) 
#define TWIHS_IDR_SMBDAM (0x1u << 20) 
#define TWIHS_IDR_SMBHHM (0x1u << 21) 
/* -------- TWIHS_IMR : (TWIHS Offset: 0x2C) Interrupt Mask Register -------- */
#define TWIHS_IMR_TXCOMP (0x1u << 0) 
#define TWIHS_IMR_RXRDY (0x1u << 1) 
#define TWIHS_IMR_TXRDY (0x1u << 2) 
#define TWIHS_IMR_SVACC (0x1u << 4) 
#define TWIHS_IMR_GACC (0x1u << 5) 
#define TWIHS_IMR_OVRE (0x1u << 6) 
#define TWIHS_IMR_UNRE (0x1u << 7) 
#define TWIHS_IMR_NACK (0x1u << 8) 
#define TWIHS_IMR_ARBLST (0x1u << 9) 
#define TWIHS_IMR_SCL_WS (0x1u << 10) 
#define TWIHS_IMR_EOSACC (0x1u << 11) 
#define TWIHS_IMR_MCACK (0x1u << 16) 
#define TWIHS_IMR_TOUT (0x1u << 18) 
#define TWIHS_IMR_PECERR (0x1u << 19) 
#define TWIHS_IMR_SMBDAM (0x1u << 20) 
#define TWIHS_IMR_SMBHHM (0x1u << 21) 
/* -------- TWIHS_RHR : (TWIHS Offset: 0x30) Receive Holding Register -------- */
#define TWIHS_RHR_RXDATA_Pos 0
#define TWIHS_RHR_RXDATA_Msk (0xffu << TWIHS_RHR_RXDATA_Pos) 
/* -------- TWIHS_THR : (TWIHS Offset: 0x34) Transmit Holding Register -------- */
#define TWIHS_THR_TXDATA_Pos 0
#define TWIHS_THR_TXDATA_Msk (0xffu << TWIHS_THR_TXDATA_Pos) 
#define TWIHS_THR_TXDATA(value) ((TWIHS_THR_TXDATA_Msk & ((value) << TWIHS_THR_TXDATA_Pos)))
/* -------- TWIHS_SMBTR : (TWIHS Offset: 0x38) SMBus Timing Register -------- */
#define TWIHS_SMBTR_PRESC_Pos 0
#define TWIHS_SMBTR_PRESC_Msk (0xfu << TWIHS_SMBTR_PRESC_Pos) 
#define TWIHS_SMBTR_PRESC(value) ((TWIHS_SMBTR_PRESC_Msk & ((value) << TWIHS_SMBTR_PRESC_Pos)))
#define TWIHS_SMBTR_TLOWS_Pos 8
#define TWIHS_SMBTR_TLOWS_Msk (0xffu << TWIHS_SMBTR_TLOWS_Pos) 
#define TWIHS_SMBTR_TLOWS(value) ((TWIHS_SMBTR_TLOWS_Msk & ((value) << TWIHS_SMBTR_TLOWS_Pos)))
#define TWIHS_SMBTR_TLOWM_Pos 16
#define TWIHS_SMBTR_TLOWM_Msk (0xffu << TWIHS_SMBTR_TLOWM_Pos) 
#define TWIHS_SMBTR_TLOWM(value) ((TWIHS_SMBTR_TLOWM_Msk & ((value) << TWIHS_SMBTR_TLOWM_Pos)))
#define TWIHS_SMBTR_THMAX_Pos 24
#define TWIHS_SMBTR_THMAX_Msk (0xffu << TWIHS_SMBTR_THMAX_Pos) 
#define TWIHS_SMBTR_THMAX(value) ((TWIHS_SMBTR_THMAX_Msk & ((value) << TWIHS_SMBTR_THMAX_Pos)))
/* -------- TWIHS_FILTR : (TWIHS Offset: 0x44) Filter Register -------- */
#define TWIHS_FILTR_FILT (0x1u << 0) 
#define TWIHS_FILTR_PADFEN (0x1u << 1) 
#define TWIHS_FILTR_PADFCFG (0x1u << 2) 
#define TWIHS_FILTR_THRES_Pos 8
#define TWIHS_FILTR_THRES_Msk (0x7u << TWIHS_FILTR_THRES_Pos) 
#define TWIHS_FILTR_THRES(value) ((TWIHS_FILTR_THRES_Msk & ((value) << TWIHS_FILTR_THRES_Pos)))
/* -------- TWIHS_SWMR : (TWIHS Offset: 0x4C) SleepWalking Matching Register -------- */
#define TWIHS_SWMR_SADR1_Pos 0
#define TWIHS_SWMR_SADR1_Msk (0x7fu << TWIHS_SWMR_SADR1_Pos) 
#define TWIHS_SWMR_SADR1(value) ((TWIHS_SWMR_SADR1_Msk & ((value) << TWIHS_SWMR_SADR1_Pos)))
#define TWIHS_SWMR_SADR2_Pos 8
#define TWIHS_SWMR_SADR2_Msk (0x7fu << TWIHS_SWMR_SADR2_Pos) 
#define TWIHS_SWMR_SADR2(value) ((TWIHS_SWMR_SADR2_Msk & ((value) << TWIHS_SWMR_SADR2_Pos)))
#define TWIHS_SWMR_SADR3_Pos 16
#define TWIHS_SWMR_SADR3_Msk (0x7fu << TWIHS_SWMR_SADR3_Pos) 
#define TWIHS_SWMR_SADR3(value) ((TWIHS_SWMR_SADR3_Msk & ((value) << TWIHS_SWMR_SADR3_Pos)))
#define TWIHS_SWMR_DATAM_Pos 24
#define TWIHS_SWMR_DATAM_Msk (0xffu << TWIHS_SWMR_DATAM_Pos) 
#define TWIHS_SWMR_DATAM(value) ((TWIHS_SWMR_DATAM_Msk & ((value) << TWIHS_SWMR_DATAM_Pos)))
/* -------- TWIHS_DR : (TWIHS Offset: 0xD0) Debug Register -------- */
#define TWIHS_DR_SWEN (0x1u << 0) 
#define TWIHS_DR_CLKRQ (0x1u << 1) 
#define TWIHS_DR_SWMATCH (0x1u << 2) 
#define TWIHS_DR_TRP (0x1u << 3) 
/* -------- TWIHS_WPMR : (TWIHS Offset: 0xE4) Write Protection Mode Register -------- */
#define TWIHS_WPMR_WPEN (0x1u << 0) 
#define TWIHS_WPMR_WPKEY_Pos 8
#define TWIHS_WPMR_WPKEY_Msk (0xffffffu << TWIHS_WPMR_WPKEY_Pos) 
#define TWIHS_WPMR_WPKEY(value) ((TWIHS_WPMR_WPKEY_Msk & ((value) << TWIHS_WPMR_WPKEY_Pos)))
#define   TWIHS_WPMR_WPKEY_PASSWD (0x545749u << 8) 
/* -------- TWIHS_WPSR : (TWIHS Offset: 0xE8) Write Protection Status Register -------- */
#define TWIHS_WPSR_WPVS (0x1u << 0) 
#define TWIHS_WPSR_WPVSRC_Pos 8
#define TWIHS_WPSR_WPVSRC_Msk (0xffffffu << TWIHS_WPSR_WPVSRC_Pos) 
/* -------- TWIHS_VER : (TWIHS Offset: 0xFC) Version Register -------- */
#define TWIHS_VER_VERSION_Pos 0
#define TWIHS_VER_VERSION_Msk (0xfffu << TWIHS_VER_VERSION_Pos) 
#define TWIHS_VER_MFN_Pos 16
#define TWIHS_VER_MFN_Msk (0x7u << TWIHS_VER_MFN_Pos) 


#endif /* _SAME70_TWIHS_COMPONENT_ */