Public Attributes | List of all members
Afec Struct Reference

Afec hardware registers. More...

#include <afec.h>

Public Attributes

__IO uint32_t AFEC_ACR
 (Afec Offset: 0x94) AFEC Analog Control Register More...
 
__I uint32_t AFEC_CDR
 (Afec Offset: 0x68) AFEC Channel Data Register More...
 
__IO uint32_t AFEC_CECR
 (Afec Offset: 0xD8) AFEC Channel Error Correction Register More...
 
__IO uint32_t AFEC_CGR
 (Afec Offset: 0x54) AFEC Channel Gain Register More...
 
__O uint32_t AFEC_CHDR
 (Afec Offset: 0x18) AFEC Channel Disable Register More...
 
__O uint32_t AFEC_CHER
 (Afec Offset: 0x14) AFEC Channel Enable Register More...
 
__I uint32_t AFEC_CHSR
 (Afec Offset: 0x1C) AFEC Channel Status Register More...
 
__IO uint32_t AFEC_COCR
 (Afec Offset: 0x6C) AFEC Channel Offset Compensation Register More...
 
__IO uint32_t AFEC_COSR
 (Afec Offset: 0xD0) AFEC Correction Select Register More...
 
__O uint32_t AFEC_CR
 (Afec Offset: 0x00) AFEC Control Register More...
 
__IO uint32_t AFEC_CSELR
 (Afec Offset: 0x64) AFEC Channel Selection Register More...
 
__IO uint32_t AFEC_CVR
 (Afec Offset: 0xD4) AFEC Correction Values Register More...
 
__IO uint32_t AFEC_CWR
 (Afec Offset: 0x50) AFEC Compare Window Register More...
 
__IO uint32_t AFEC_DIFFR
 (Afec Offset: 0x60) AFEC Channel Differential Register More...
 
__IO uint32_t AFEC_EMR
 (Afec Offset: 0x08) AFEC Extended Mode Register More...
 
__O uint32_t AFEC_IDR
 (Afec Offset: 0x28) AFEC Interrupt Disable Register More...
 
__O uint32_t AFEC_IER
 (Afec Offset: 0x24) AFEC Interrupt Enable Register More...
 
__I uint32_t AFEC_IMR
 (Afec Offset: 0x2C) AFEC Interrupt Mask Register More...
 
__I uint32_t AFEC_ISR
 (Afec Offset: 0x30) AFEC Interrupt Status Register More...
 
__I uint32_t AFEC_LCDR
 (Afec Offset: 0x20) AFEC Last Converted Data Register More...
 
__IO uint32_t AFEC_MR
 (Afec Offset: 0x04) AFEC Mode Register More...
 
__I uint32_t AFEC_OVER
 (Afec Offset: 0x4C) AFEC Overrun Status Register More...
 
__IO uint32_t AFEC_SEQ1R
 (Afec Offset: 0x0C) AFEC Channel Sequence 1 Register More...
 
__IO uint32_t AFEC_SEQ2R
 (Afec Offset: 0x10) AFEC Channel Sequence 2 Register More...
 
__IO uint32_t AFEC_SHMR
 (Afec Offset: 0xA0) AFEC Sample & Hold Mode Register More...
 
__IO uint32_t AFEC_TEMPCWR
 (Afec Offset: 0x74) AFEC Temperature Compare Window Register More...
 
__IO uint32_t AFEC_TEMPMR
 (Afec Offset: 0x70) AFEC Temperature Sensor Mode Register More...
 
__I uint32_t AFEC_VERSION
 (Afec Offset: 0xFC) AFEC Version Register More...
 
__IO uint32_t AFEC_WPMR
 (Afec Offset: 0xE4) AFEC Write Protection Mode Register More...
 
__I uint32_t AFEC_WPSR
 (Afec Offset: 0xE8) AFEC Write Protection Status Register More...
 
__I uint32_t Reserved1 [6]
 
__I uint32_t Reserved2 [2]
 
__I uint32_t Reserved3 [7]
 
__I uint32_t Reserved4 [2]
 
__I uint32_t Reserved5 [11]
 
__I uint32_t Reserved6 [2]
 
__I uint32_t Reserved7 [4]
 

Detailed Description

Afec hardware registers.

Definition at line 46 of file afec.h.

Member Data Documentation

◆ AFEC_ACR

__IO uint32_t Afec::AFEC_ACR

(Afec Offset: 0x94) AFEC Analog Control Register

Definition at line 72 of file afec.h.

◆ AFEC_CDR

__I uint32_t Afec::AFEC_CDR

(Afec Offset: 0x68) AFEC Channel Data Register

Definition at line 67 of file afec.h.

◆ AFEC_CECR

__IO uint32_t Afec::AFEC_CECR

(Afec Offset: 0xD8) AFEC Channel Error Correction Register

Definition at line 78 of file afec.h.

◆ AFEC_CGR

__IO uint32_t Afec::AFEC_CGR

(Afec Offset: 0x54) AFEC Channel Gain Register

Definition at line 63 of file afec.h.

◆ AFEC_CHDR

__O uint32_t Afec::AFEC_CHDR

(Afec Offset: 0x18) AFEC Channel Disable Register

Definition at line 53 of file afec.h.

◆ AFEC_CHER

__O uint32_t Afec::AFEC_CHER

(Afec Offset: 0x14) AFEC Channel Enable Register

Definition at line 52 of file afec.h.

◆ AFEC_CHSR

__I uint32_t Afec::AFEC_CHSR

(Afec Offset: 0x1C) AFEC Channel Status Register

Definition at line 54 of file afec.h.

◆ AFEC_COCR

__IO uint32_t Afec::AFEC_COCR

(Afec Offset: 0x6C) AFEC Channel Offset Compensation Register

Definition at line 68 of file afec.h.

◆ AFEC_COSR

__IO uint32_t Afec::AFEC_COSR

(Afec Offset: 0xD0) AFEC Correction Select Register

Definition at line 76 of file afec.h.

◆ AFEC_CR

__O uint32_t Afec::AFEC_CR

(Afec Offset: 0x00) AFEC Control Register

Definition at line 47 of file afec.h.

◆ AFEC_CSELR

__IO uint32_t Afec::AFEC_CSELR

(Afec Offset: 0x64) AFEC Channel Selection Register

Definition at line 66 of file afec.h.

◆ AFEC_CVR

__IO uint32_t Afec::AFEC_CVR

(Afec Offset: 0xD4) AFEC Correction Values Register

Definition at line 77 of file afec.h.

◆ AFEC_CWR

__IO uint32_t Afec::AFEC_CWR

(Afec Offset: 0x50) AFEC Compare Window Register

Definition at line 62 of file afec.h.

◆ AFEC_DIFFR

__IO uint32_t Afec::AFEC_DIFFR

(Afec Offset: 0x60) AFEC Channel Differential Register

Definition at line 65 of file afec.h.

◆ AFEC_EMR

__IO uint32_t Afec::AFEC_EMR

(Afec Offset: 0x08) AFEC Extended Mode Register

Definition at line 49 of file afec.h.

◆ AFEC_IDR

__O uint32_t Afec::AFEC_IDR

(Afec Offset: 0x28) AFEC Interrupt Disable Register

Definition at line 57 of file afec.h.

◆ AFEC_IER

__O uint32_t Afec::AFEC_IER

(Afec Offset: 0x24) AFEC Interrupt Enable Register

Definition at line 56 of file afec.h.

◆ AFEC_IMR

__I uint32_t Afec::AFEC_IMR

(Afec Offset: 0x2C) AFEC Interrupt Mask Register

Definition at line 58 of file afec.h.

◆ AFEC_ISR

__I uint32_t Afec::AFEC_ISR

(Afec Offset: 0x30) AFEC Interrupt Status Register

Definition at line 59 of file afec.h.

◆ AFEC_LCDR

__I uint32_t Afec::AFEC_LCDR

(Afec Offset: 0x20) AFEC Last Converted Data Register

Definition at line 55 of file afec.h.

◆ AFEC_MR

__IO uint32_t Afec::AFEC_MR

(Afec Offset: 0x04) AFEC Mode Register

Definition at line 48 of file afec.h.

◆ AFEC_OVER

__I uint32_t Afec::AFEC_OVER

(Afec Offset: 0x4C) AFEC Overrun Status Register

Definition at line 61 of file afec.h.

◆ AFEC_SEQ1R

__IO uint32_t Afec::AFEC_SEQ1R

(Afec Offset: 0x0C) AFEC Channel Sequence 1 Register

Definition at line 50 of file afec.h.

◆ AFEC_SEQ2R

__IO uint32_t Afec::AFEC_SEQ2R

(Afec Offset: 0x10) AFEC Channel Sequence 2 Register

Definition at line 51 of file afec.h.

◆ AFEC_SHMR

__IO uint32_t Afec::AFEC_SHMR

(Afec Offset: 0xA0) AFEC Sample & Hold Mode Register

Definition at line 74 of file afec.h.

◆ AFEC_TEMPCWR

__IO uint32_t Afec::AFEC_TEMPCWR

(Afec Offset: 0x74) AFEC Temperature Compare Window Register

Definition at line 70 of file afec.h.

◆ AFEC_TEMPMR

__IO uint32_t Afec::AFEC_TEMPMR

(Afec Offset: 0x70) AFEC Temperature Sensor Mode Register

Definition at line 69 of file afec.h.

◆ AFEC_VERSION

__I uint32_t Afec::AFEC_VERSION

(Afec Offset: 0xFC) AFEC Version Register

Definition at line 83 of file afec.h.

◆ AFEC_WPMR

__IO uint32_t Afec::AFEC_WPMR

(Afec Offset: 0xE4) AFEC Write Protection Mode Register

Definition at line 80 of file afec.h.

◆ AFEC_WPSR

__I uint32_t Afec::AFEC_WPSR

(Afec Offset: 0xE8) AFEC Write Protection Status Register

Definition at line 81 of file afec.h.

◆ Reserved1

__I uint32_t Afec::Reserved1[6]

Definition at line 60 of file afec.h.

◆ Reserved2

__I uint32_t Afec::Reserved2[2]

Definition at line 64 of file afec.h.

◆ Reserved3

__I uint32_t Afec::Reserved3[7]

Definition at line 71 of file afec.h.

◆ Reserved4

__I uint32_t Afec::Reserved4[2]

Definition at line 73 of file afec.h.

◆ Reserved5

__I uint32_t Afec::Reserved5[11]

Definition at line 75 of file afec.h.

◆ Reserved6

__I uint32_t Afec::Reserved6[2]

Definition at line 79 of file afec.h.

◆ Reserved7

__I uint32_t Afec::Reserved7[4]

Definition at line 82 of file afec.h.


The documentation for this struct was generated from the following file:


inertial_sense_ros
Author(s):
autogenerated on Sat Sep 19 2020 03:19:09