#include <xdmac.h>
Go to the source code of this file.
|
enum | {
DMA_CH_SPI_SENSORS_TX = 0,
DMA_CH_SPI_SENSORS_RX,
DMA_CH_SPI_COMM_TX,
DMA_CH_SPI_COMM_RX,
DMA_CH_UART_UINS0_TX,
DMA_CH_UART_UINS0_RX,
DMA_CH_UART_UINS1_TX,
DMA_CH_UART_UINS1_RX,
DMA_CH_UART_XBEE_TX,
DMA_CH_UART_XBEE_RX,
DMA_CH_UART_XRADIO_TX,
DMA_CH_UART_XRADIO_RX,
DMA_CH_UART_WINC_BLE_TX,
DMA_CH_UART_WINC_BLE_RX,
DMA_CH_UART_SP330_TX,
DMA_CH_UART_SP330_RX,
DMA_CH_UART_GPIO_TTL_TX,
DMA_CH_UART_GPIO_TTL_RX,
DMA_CH_SD_CARD,
DMA_CH_SPI_INS_TX,
DMA_CH_SPI_INS_RX,
DMA_CHAN_COUNT,
DMA_CHAN_MAX = 24
} |
|
◆ ALIGN_32B
#define ALIGN_32B |
( |
|
_bytes_ | ) |
((_bytes_) + (sizeof(uint32_t) - ((_bytes_) % sizeof(uint32_t)))) |
◆ ALIGN_32B_MASK
#define ALIGN_32B_MASK 0xffffffe0 |
◆ DBGPIO_END
◆ DBGPIO_START
#define DBGPIO_START |
( |
|
x | ) |
|
◆ DCACHE_CLEAN_INVALIDATE_MEMCPY
#define DCACHE_CLEAN_INVALIDATE_MEMCPY |
( |
|
dst, |
|
|
|
src, |
|
|
|
size |
|
) |
| |
Value:SCB_CLEANINVALIDATE_DCACHE_BY_ADDR_32BYTE_ALIGNED((src), (size)); \
DBGPIO_END( DBG_RX_DCACHE_CLEAN_PIN ); \
memcpy((void*)(dst), (const void*)(src), (size));
Definition at line 40 of file d_dma.h.
◆ DMA_INT_DISABLE
#define DMA_INT_DISABLE |
( |
|
_ch_ | ) |
|
◆ DMA_INT_ENABLE
#define DMA_INT_ENABLE |
( |
|
_ch_ | ) |
|
◆ IS_32B_ALIGNED
#define IS_32B_ALIGNED |
( |
|
_addr_ | ) |
!(((uint32_t)(_addr_)) & 0x0000001f) |
◆ MEMCPY_DCACHE_CLEAN
#define MEMCPY_DCACHE_CLEAN |
( |
|
dst, |
|
|
|
src, |
|
|
|
size |
|
) |
| |
Value:memcpy((void*)(dst), (const void*)(src), (size)); \
DBGPIO_START(DBG_TX_DCACHE_CLEAN_PIN); \
SCB_CLEAN_DCACHE_BY_ADDR_32BYTE_ALIGNED((dst), (size)); \
DBGPIO_END(DBG_TX_DCACHE_CLEAN_PIN);
Definition at line 26 of file d_dma.h.
◆ MEMCPY_DCACHE_CLEAN_INVALIDATE
#define MEMCPY_DCACHE_CLEAN_INVALIDATE |
( |
|
dst, |
|
|
|
src, |
|
|
|
size |
|
) |
| |
Value:memcpy((void*)(dst), (const void*)(src), (size)); \
DBGPIO_START(DBG_TX_DCACHE_CLEAN_PIN); \
SCB_CLEANINVALIDATE_DCACHE_BY_ADDR_32BYTE_ALIGNED((dst), (size)); \
DBGPIO_END(DBG_TX_DCACHE_CLEAN_PIN);
Definition at line 33 of file d_dma.h.
◆ XDMAC_PERID_SPI0_RX
#define XDMAC_PERID_SPI0_RX 2 |
◆ XDMAC_PERID_SPI0_TX
#define XDMAC_PERID_SPI0_TX 1 |
◆ XDMAC_PERID_SPI1_RX
#define XDMAC_PERID_SPI1_RX 4 |
◆ XDMAC_PERID_SPI1_TX
#define XDMAC_PERID_SPI1_TX 3 |
◆ XDMAC_PERID_UART0_RX
#define XDMAC_PERID_UART0_RX 21 |
◆ XDMAC_PERID_UART0_TX
#define XDMAC_PERID_UART0_TX 20 |
◆ XDMAC_PERID_UART1_RX
#define XDMAC_PERID_UART1_RX 23 |
◆ XDMAC_PERID_UART1_TX
#define XDMAC_PERID_UART1_TX 22 |
◆ XDMAC_PERID_UART2_RX
#define XDMAC_PERID_UART2_RX 25 |
◆ XDMAC_PERID_UART2_TX
#define XDMAC_PERID_UART2_TX 24 |
◆ XDMAC_PERID_UART3_RX
#define XDMAC_PERID_UART3_RX 27 |
◆ XDMAC_PERID_UART3_TX
#define XDMAC_PERID_UART3_TX 26 |
◆ XDMAC_PERID_UART4_RX
#define XDMAC_PERID_UART4_RX 29 |
◆ XDMAC_PERID_UART4_TX
#define XDMAC_PERID_UART4_TX 28 |
◆ XDMAC_PERID_USART0_RX
#define XDMAC_PERID_USART0_RX 8 |
◆ XDMAC_PERID_USART0_TX
#define XDMAC_PERID_USART0_TX 7 |
◆ XDMAC_PERID_USART1_RX
#define XDMAC_PERID_USART1_RX 10 |
◆ XDMAC_PERID_USART1_TX
#define XDMAC_PERID_USART1_TX 9 |
◆ XDMAC_PERID_USART2_RX
#define XDMAC_PERID_USART2_RX 12 |
◆ XDMAC_PERID_USART2_TX
#define XDMAC_PERID_USART2_TX 11 |
◆ anonymous enum
Enumerator |
---|
DMA_CH_SPI_SENSORS_TX | |
DMA_CH_SPI_SENSORS_RX | |
DMA_CH_SPI_COMM_TX | |
DMA_CH_SPI_COMM_RX | |
DMA_CH_UART_UINS0_TX | |
DMA_CH_UART_UINS0_RX | |
DMA_CH_UART_UINS1_TX | |
DMA_CH_UART_UINS1_RX | |
DMA_CH_UART_XBEE_TX | |
DMA_CH_UART_XBEE_RX | |
DMA_CH_UART_XRADIO_TX | |
DMA_CH_UART_XRADIO_RX | |
DMA_CH_UART_WINC_BLE_TX | |
DMA_CH_UART_WINC_BLE_RX | |
DMA_CH_UART_SP330_TX | |
DMA_CH_UART_SP330_RX | |
DMA_CH_UART_GPIO_TTL_TX | |
DMA_CH_UART_GPIO_TTL_RX | |
DMA_CH_SD_CARD | |
DMA_CH_SPI_INS_TX | |
DMA_CH_SPI_INS_RX | |
DMA_CHAN_COUNT | |
DMA_CHAN_MAX | |
Definition at line 88 of file d_dma.h.
◆ dma_chan_disable()
void dma_chan_disable |
( |
uint32_t |
ch | ) |
|
◆ dma_chan_enable()
int dma_chan_enable |
( |
uint32_t |
ch | ) |
|
◆ dma_configure()
◆ dma_init()
◆ dma_transfer_is_complete()
int dma_transfer_is_complete |
( |
uint32_t |
ch | ) |
|