utils/cmsis/same70/include/instance/hsmci.h

Go to the documentation of this file.

/*
 * Support and FAQ: visit <a href="https://www.microchip.com/support/">Microchip Support</a>
 */

#ifndef _SAME70_HSMCI_INSTANCE_
#define _SAME70_HSMCI_INSTANCE_

/* ========== Register definition for HSMCI peripheral ========== */
#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
  #define REG_HSMCI_CR                       (0x40000000U) 
  #define REG_HSMCI_MR                       (0x40000004U) 
  #define REG_HSMCI_DTOR                     (0x40000008U) 
  #define REG_HSMCI_SDCR                     (0x4000000CU) 
  #define REG_HSMCI_ARGR                     (0x40000010U) 
  #define REG_HSMCI_CMDR                     (0x40000014U) 
  #define REG_HSMCI_BLKR                     (0x40000018U) 
  #define REG_HSMCI_CSTOR                    (0x4000001CU) 
  #define REG_HSMCI_RSPR                     (0x40000020U) 
  #define REG_HSMCI_RDR                      (0x40000030U) 
  #define REG_HSMCI_TDR                      (0x40000034U) 
  #define REG_HSMCI_SR                       (0x40000040U) 
  #define REG_HSMCI_IER                      (0x40000044U) 
  #define REG_HSMCI_IDR                      (0x40000048U) 
  #define REG_HSMCI_IMR                      (0x4000004CU) 
  #define REG_HSMCI_DMA                      (0x40000050U) 
  #define REG_HSMCI_CFG                      (0x40000054U) 
  #define REG_HSMCI_WPMR                     (0x400000E4U) 
  #define REG_HSMCI_WPSR                     (0x400000E8U) 
  #define REG_HSMCI_VERSION                  (0x400000FCU) 
  #define REG_HSMCI_FIFO                     (0x40000200U) 
#else
  #define REG_HSMCI_CR      (*(__O  uint32_t*)0x40000000U) 
  #define REG_HSMCI_MR      (*(__IO uint32_t*)0x40000004U) 
  #define REG_HSMCI_DTOR    (*(__IO uint32_t*)0x40000008U) 
  #define REG_HSMCI_SDCR    (*(__IO uint32_t*)0x4000000CU) 
  #define REG_HSMCI_ARGR    (*(__IO uint32_t*)0x40000010U) 
  #define REG_HSMCI_CMDR    (*(__O  uint32_t*)0x40000014U) 
  #define REG_HSMCI_BLKR    (*(__IO uint32_t*)0x40000018U) 
  #define REG_HSMCI_CSTOR   (*(__IO uint32_t*)0x4000001CU) 
  #define REG_HSMCI_RSPR    (*(__I  uint32_t*)0x40000020U) 
  #define REG_HSMCI_RDR     (*(__I  uint32_t*)0x40000030U) 
  #define REG_HSMCI_TDR     (*(__O  uint32_t*)0x40000034U) 
  #define REG_HSMCI_SR      (*(__I  uint32_t*)0x40000040U) 
  #define REG_HSMCI_IER     (*(__O  uint32_t*)0x40000044U) 
  #define REG_HSMCI_IDR     (*(__O  uint32_t*)0x40000048U) 
  #define REG_HSMCI_IMR     (*(__I  uint32_t*)0x4000004CU) 
  #define REG_HSMCI_DMA     (*(__IO uint32_t*)0x40000050U) 
  #define REG_HSMCI_CFG     (*(__IO uint32_t*)0x40000054U) 
  #define REG_HSMCI_WPMR    (*(__IO uint32_t*)0x400000E4U) 
  #define REG_HSMCI_WPSR    (*(__I  uint32_t*)0x400000E8U) 
  #define REG_HSMCI_VERSION (*(__I  uint32_t*)0x400000FCU) 
  #define REG_HSMCI_FIFO    (*(__IO uint32_t*)0x40000200U) 
#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */

#endif /* _SAME70_HSMCI_INSTANCE_ */