Go to the documentation of this file.   35 #ifndef _SAME70_TWIHS0_INSTANCE_    36 #define _SAME70_TWIHS0_INSTANCE_    39 #if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))    40   #define REG_TWIHS0_CR                     (0x40018000U)     41   #define REG_TWIHS0_MMR                    (0x40018004U)     42   #define REG_TWIHS0_SMR                    (0x40018008U)     43   #define REG_TWIHS0_IADR                   (0x4001800CU)     44   #define REG_TWIHS0_CWGR                   (0x40018010U)     45   #define REG_TWIHS0_SR                     (0x40018020U)     46   #define REG_TWIHS0_IER                    (0x40018024U)     47   #define REG_TWIHS0_IDR                    (0x40018028U)     48   #define REG_TWIHS0_IMR                    (0x4001802CU)     49   #define REG_TWIHS0_RHR                    (0x40018030U)     50   #define REG_TWIHS0_THR                    (0x40018034U)     51   #define REG_TWIHS0_SMBTR                  (0x40018038U)     52   #define REG_TWIHS0_FILTR                  (0x40018044U)     53   #define REG_TWIHS0_SWMR                   (0x4001804CU)     54   #define REG_TWIHS0_DR                     (0x400180D0U)     55   #define REG_TWIHS0_WPMR                   (0x400180E4U)     56   #define REG_TWIHS0_WPSR                   (0x400180E8U)     57   #define REG_TWIHS0_VER                    (0x400180FCU)     59   #define REG_TWIHS0_CR    (*(__O  uint32_t*)0x40018000U)     60   #define REG_TWIHS0_MMR   (*(__IO uint32_t*)0x40018004U)     61   #define REG_TWIHS0_SMR   (*(__IO uint32_t*)0x40018008U)     62   #define REG_TWIHS0_IADR  (*(__IO uint32_t*)0x4001800CU)     63   #define REG_TWIHS0_CWGR  (*(__IO uint32_t*)0x40018010U)     64   #define REG_TWIHS0_SR    (*(__I  uint32_t*)0x40018020U)     65   #define REG_TWIHS0_IER   (*(__O  uint32_t*)0x40018024U)     66   #define REG_TWIHS0_IDR   (*(__O  uint32_t*)0x40018028U)     67   #define REG_TWIHS0_IMR   (*(__I  uint32_t*)0x4001802CU)     68   #define REG_TWIHS0_RHR   (*(__I  uint32_t*)0x40018030U)     69   #define REG_TWIHS0_THR   (*(__O  uint32_t*)0x40018034U)     70   #define REG_TWIHS0_SMBTR (*(__IO uint32_t*)0x40018038U)     71   #define REG_TWIHS0_FILTR (*(__IO uint32_t*)0x40018044U)     72   #define REG_TWIHS0_SWMR  (*(__IO uint32_t*)0x4001804CU)     73   #define REG_TWIHS0_DR    (*(__I  uint32_t*)0x400180D0U)     74   #define REG_TWIHS0_WPMR  (*(__IO uint32_t*)0x400180E4U)     75   #define REG_TWIHS0_WPSR  (*(__I  uint32_t*)0x400180E8U)     76   #define REG_TWIHS0_VER   (*(__I  uint32_t*)0x400180FCU)