
Go to the source code of this file.
Macros | |
| #define | REG_SPI0_CR (*(__O uint32_t*)0x40008000U) | 
| (SPI0) Control Register  More... | |
| #define | REG_SPI0_CSR (*(__IO uint32_t*)0x40008030U) | 
| (SPI0) Chip Select Register (CS_number = 0)  More... | |
| #define | REG_SPI0_IDR (*(__O uint32_t*)0x40008018U) | 
| (SPI0) Interrupt Disable Register  More... | |
| #define | REG_SPI0_IER (*(__O uint32_t*)0x40008014U) | 
| (SPI0) Interrupt Enable Register  More... | |
| #define | REG_SPI0_IMR (*(__I uint32_t*)0x4000801CU) | 
| (SPI0) Interrupt Mask Register  More... | |
| #define | REG_SPI0_MR (*(__IO uint32_t*)0x40008004U) | 
| (SPI0) Mode Register  More... | |
| #define | REG_SPI0_RDR (*(__I uint32_t*)0x40008008U) | 
| (SPI0) Receive Data Register  More... | |
| #define | REG_SPI0_SR (*(__I uint32_t*)0x40008010U) | 
| (SPI0) Status Register  More... | |
| #define | REG_SPI0_TDR (*(__O uint32_t*)0x4000800CU) | 
| (SPI0) Transmit Data Register  More... | |
| #define | REG_SPI0_VERSION (*(__I uint32_t*)0x400080FCU) | 
| (SPI0) Version Register  More... | |
| #define | REG_SPI0_WPMR (*(__IO uint32_t*)0x400080E4U) | 
| (SPI0) Write Protection Mode Register  More... | |
| #define | REG_SPI0_WPSR (*(__I uint32_t*)0x400080E8U) | 
| (SPI0) Write Protection Status Register  More... | |
Copyright (c) 2015-2018 Microchip Technology Inc. and its subsidiaries.
Definition in file spi0.h.
| #define REG_SPI0_CR (*(__O uint32_t*)0x40008000U) | 
| #define REG_SPI0_CSR (*(__IO uint32_t*)0x40008030U) | 
| #define REG_SPI0_IDR (*(__O uint32_t*)0x40008018U) | 
| #define REG_SPI0_IER (*(__O uint32_t*)0x40008014U) | 
| #define REG_SPI0_IMR (*(__I uint32_t*)0x4000801CU) | 
| #define REG_SPI0_MR (*(__IO uint32_t*)0x40008004U) | 
| #define REG_SPI0_RDR (*(__I uint32_t*)0x40008008U) | 
| #define REG_SPI0_SR (*(__I uint32_t*)0x40008010U) | 
| #define REG_SPI0_TDR (*(__O uint32_t*)0x4000800CU) | 
| #define REG_SPI0_VERSION (*(__I uint32_t*)0x400080FCU) | 
| #define REG_SPI0_WPMR (*(__IO uint32_t*)0x400080E4U) |