|
Macros | |
| #define | BDCR_ADDRESS (PERIPH_BASE + BDCR_OFFSET) |
| #define | BDCR_BDRST_BB (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4)) |
| #define | BDCR_OFFSET (RCC_OFFSET + 0x20) |
| #define | BDCR_RTCEN_BB (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4)) |
| #define | BDRST_BitNumber 0x10 |
| #define | CFGR_ADCPRE_Reset_Mask ((uint32_t)0xFFFF3FFF) |
| #define | CFGR_ADCPRE_Set_Mask ((uint32_t)0x0000C000) |
| #define | CFGR_BYTE4_ADDRESS ((uint32_t)0x40021007) |
| #define | CFGR_HPRE_Reset_Mask ((uint32_t)0xFFFFFF0F) |
| #define | CFGR_HPRE_Set_Mask ((uint32_t)0x000000F0) |
| #define | CFGR_OFFSET (RCC_OFFSET + 0x04) |
| #define | CFGR_PLL_Mask ((uint32_t)0xFFC0FFFF) |
| #define | CFGR_PLLMull_Mask ((uint32_t)0x003C0000) |
| #define | CFGR_PLLSRC_Mask ((uint32_t)0x00010000) |
| #define | CFGR_PLLXTPRE_Mask ((uint32_t)0x00020000) |
| #define | CFGR_PPRE1_Reset_Mask ((uint32_t)0xFFFFF8FF) |
| #define | CFGR_PPRE1_Set_Mask ((uint32_t)0x00000700) |
| #define | CFGR_PPRE2_Reset_Mask ((uint32_t)0xFFFFC7FF) |
| #define | CFGR_PPRE2_Set_Mask ((uint32_t)0x00003800) |
| #define | CFGR_SW_Mask ((uint32_t)0xFFFFFFFC) |
| #define | CFGR_SWS_Mask ((uint32_t)0x0000000C) |
| #define | CFGR_USBPRE_BB (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (USBPRE_BitNumber * 4)) |
| #define | CIR_BYTE2_ADDRESS ((uint32_t)0x40021009) |
| #define | CIR_BYTE3_ADDRESS ((uint32_t)0x4002100A) |
| #define | CR_CSSON_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4)) |
| #define | CR_HSEBYP_Reset ((uint32_t)0xFFFBFFFF) |
| #define | CR_HSEBYP_Set ((uint32_t)0x00040000) |
| #define | CR_HSEON_Reset ((uint32_t)0xFFFEFFFF) |
| #define | CR_HSEON_Set ((uint32_t)0x00010000) |
| #define | CR_HSION_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4)) |
| #define | CR_HSITRIM_Mask ((uint32_t)0xFFFFFF07) |
| #define | CR_OFFSET (RCC_OFFSET + 0x00) |
| #define | CR_PLLON_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4)) |
| #define | CSR_LSION_BB (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4)) |
| #define | CSR_OFFSET (RCC_OFFSET + 0x24) |
| #define | CSR_RMVF_Set ((uint32_t)0x01000000) |
| #define | CSSON_BitNumber 0x13 |
| #define | FLAG_Mask ((uint8_t)0x1F) |
| #define | HSION_BitNumber 0x00 |
| #define | LSION_BitNumber 0x00 |
| #define | PLLON_BitNumber 0x18 |
| #define | RCC_OFFSET (RCC_BASE - PERIPH_BASE) |
| #define | RTCEN_BitNumber 0x0F |
| #define | USBPRE_BitNumber 0x16 |
Detailed Description
Macro Definition Documentation
| #define BDCR_ADDRESS (PERIPH_BASE + BDCR_OFFSET) |
Definition at line 175 of file stm32f10x_rcc.c.
| #define BDCR_BDRST_BB (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4)) |
Definition at line 96 of file stm32f10x_rcc.c.
| #define BDCR_OFFSET (RCC_OFFSET + 0x20) |
Definition at line 90 of file stm32f10x_rcc.c.
| #define BDCR_RTCEN_BB (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4)) |
Definition at line 92 of file stm32f10x_rcc.c.
| #define BDRST_BitNumber 0x10 |
Definition at line 95 of file stm32f10x_rcc.c.
| #define CFGR_ADCPRE_Reset_Mask ((uint32_t)0xFFFF3FFF) |
Definition at line 145 of file stm32f10x_rcc.c.
| #define CFGR_ADCPRE_Set_Mask ((uint32_t)0x0000C000) |
Definition at line 146 of file stm32f10x_rcc.c.
| #define CFGR_BYTE4_ADDRESS ((uint32_t)0x40021007) |
Definition at line 172 of file stm32f10x_rcc.c.
| #define CFGR_HPRE_Reset_Mask ((uint32_t)0xFFFFFF0F) |
Definition at line 139 of file stm32f10x_rcc.c.
| #define CFGR_HPRE_Set_Mask ((uint32_t)0x000000F0) |
Definition at line 140 of file stm32f10x_rcc.c.
| #define CFGR_OFFSET (RCC_OFFSET + 0x04) |
Definition at line 77 of file stm32f10x_rcc.c.
| #define CFGR_PLL_Mask ((uint32_t)0xFFC0FFFF) |
Definition at line 131 of file stm32f10x_rcc.c.
| #define CFGR_PLLMull_Mask ((uint32_t)0x003C0000) |
Definition at line 134 of file stm32f10x_rcc.c.
| #define CFGR_PLLSRC_Mask ((uint32_t)0x00010000) |
Definition at line 135 of file stm32f10x_rcc.c.
| #define CFGR_PLLXTPRE_Mask ((uint32_t)0x00020000) |
Definition at line 136 of file stm32f10x_rcc.c.
| #define CFGR_PPRE1_Reset_Mask ((uint32_t)0xFFFFF8FF) |
Definition at line 141 of file stm32f10x_rcc.c.
| #define CFGR_PPRE1_Set_Mask ((uint32_t)0x00000700) |
Definition at line 142 of file stm32f10x_rcc.c.
| #define CFGR_PPRE2_Reset_Mask ((uint32_t)0xFFFFC7FF) |
Definition at line 143 of file stm32f10x_rcc.c.
| #define CFGR_PPRE2_Set_Mask ((uint32_t)0x00003800) |
Definition at line 144 of file stm32f10x_rcc.c.
| #define CFGR_SW_Mask ((uint32_t)0xFFFFFFFC) |
Definition at line 138 of file stm32f10x_rcc.c.
| #define CFGR_SWS_Mask ((uint32_t)0x0000000C) |
Definition at line 137 of file stm32f10x_rcc.c.
| #define CFGR_USBPRE_BB (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (USBPRE_BitNumber * 4)) |
Definition at line 81 of file stm32f10x_rcc.c.
| #define CIR_BYTE2_ADDRESS ((uint32_t)0x40021009) |
Definition at line 166 of file stm32f10x_rcc.c.
| #define CIR_BYTE3_ADDRESS ((uint32_t)0x4002100A) |
Definition at line 169 of file stm32f10x_rcc.c.
| #define CR_CSSON_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4)) |
Definition at line 72 of file stm32f10x_rcc.c.
| #define CR_HSEBYP_Reset ((uint32_t)0xFFFBFFFF) |
Definition at line 121 of file stm32f10x_rcc.c.
| #define CR_HSEBYP_Set ((uint32_t)0x00040000) |
Definition at line 122 of file stm32f10x_rcc.c.
| #define CR_HSEON_Reset ((uint32_t)0xFFFEFFFF) |
Definition at line 123 of file stm32f10x_rcc.c.
| #define CR_HSEON_Set ((uint32_t)0x00010000) |
Definition at line 124 of file stm32f10x_rcc.c.
| #define CR_HSION_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4)) |
Definition at line 54 of file stm32f10x_rcc.c.
| #define CR_HSITRIM_Mask ((uint32_t)0xFFFFFF07) |
Definition at line 125 of file stm32f10x_rcc.c.
| #define CR_OFFSET (RCC_OFFSET + 0x00) |
Definition at line 52 of file stm32f10x_rcc.c.
| #define CR_PLLON_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4)) |
Definition at line 58 of file stm32f10x_rcc.c.
| #define CSR_LSION_BB (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4)) |
Definition at line 103 of file stm32f10x_rcc.c.
| #define CSR_OFFSET (RCC_OFFSET + 0x24) |
Definition at line 101 of file stm32f10x_rcc.c.
| #define CSR_RMVF_Set ((uint32_t)0x01000000) |
Definition at line 149 of file stm32f10x_rcc.c.
| #define CSSON_BitNumber 0x13 |
Definition at line 71 of file stm32f10x_rcc.c.
| #define FLAG_Mask ((uint8_t)0x1F) |
Definition at line 163 of file stm32f10x_rcc.c.
| #define HSION_BitNumber 0x00 |
Definition at line 53 of file stm32f10x_rcc.c.
| #define LSION_BitNumber 0x00 |
Definition at line 102 of file stm32f10x_rcc.c.
| #define PLLON_BitNumber 0x18 |
Definition at line 57 of file stm32f10x_rcc.c.
| #define RCC_OFFSET (RCC_BASE - PERIPH_BASE) |
Definition at line 47 of file stm32f10x_rcc.c.
| #define RTCEN_BitNumber 0x0F |
Definition at line 91 of file stm32f10x_rcc.c.
| #define USBPRE_BitNumber 0x16 |
Definition at line 80 of file stm32f10x_rcc.c.