RTC Clock Configuration

More...

Collaboration diagram for RTC Clock Configuration:

Macros
#define	__HAL_RCC_BACKUPRESET_FORCE()   (RCC->BDCR |= (RCC_BDCR_BDRST))
	Macros to force or release the Backup domain reset. More...
#define	__HAL_RCC_BACKUPRESET_FORCE()   (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = ENABLE)
	Macros to force or release the Backup domain reset. More...
#define	__HAL_RCC_BACKUPRESET_FORCE()   (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = ENABLE)
	Macros to force or release the Backup domain reset. More...
#define	__HAL_RCC_BACKUPRESET_FORCE()   (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = ENABLE)
	Macros to force or release the Backup domain reset. More...
#define	__HAL_RCC_BACKUPRESET_RELEASE()   (RCC->BDCR &= ~(RCC_BDCR_BDRST))
#define	__HAL_RCC_BACKUPRESET_RELEASE()   (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = DISABLE)
#define	__HAL_RCC_BACKUPRESET_RELEASE()   (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = DISABLE)
#define	__HAL_RCC_BACKUPRESET_RELEASE()   (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = DISABLE)
#define	__HAL_RCC_GET_RTC_HSE_PRESCALER()   (READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) | RCC_BDCR_RTCSEL)
	Get the RTC and HSE clock divider (RTCPRE). More...
#define	__HAL_RCC_GET_RTC_HSE_PRESCALER()   (READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) | RCC_BDCR_RTCSEL)
	Get the RTC and HSE clock divider (RTCPRE). More...
#define	__HAL_RCC_GET_RTC_HSE_PRESCALER()   (READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) | RCC_BDCR_RTCSEL)
	Get the RTC and HSE clock divider (RTCPRE). More...
#define	__HAL_RCC_GET_RTC_HSE_PRESCALER()   (READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) | RCC_BDCR_RTCSEL)
	Get the RTC and HSE clock divider (RTCPRE). More...
#define	__HAL_RCC_GET_RTC_SOURCE()   (READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL))
	Macro to get the RTC clock source. More...
#define	__HAL_RCC_GET_RTC_SOURCE()   (READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL))
	Macro to get the RTC clock source. More...
#define	__HAL_RCC_GET_RTC_SOURCE()   (READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL))
	Macro to get the RTC clock source. More...
#define	__HAL_RCC_GET_RTC_SOURCE()   (READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL))
	Macro to get the RTC clock source. More...
#define	__HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__)
	Macros to configure the RTC clock (RTCCLK). More...
#define	__HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__)
	Macros to configure the RTC clock (RTCCLK). More...
#define	__HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__)
	Macros to configure the RTC clock (RTCCLK). More...
#define	__HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__)
	Macros to configure the RTC clock (RTCCLK). More...
#define	__HAL_RCC_RTC_CONFIG(__RTCCLKSource__)
#define	__HAL_RCC_RTC_CONFIG(__RTCCLKSource__)
#define	__HAL_RCC_RTC_CONFIG(__RTCCLKSource__)
#define	__HAL_RCC_RTC_CONFIG(__RTCCLKSource__)
#define	__HAL_RCC_RTC_DISABLE()   (RCC->BDCR &= ~(RCC_BDCR_RTCEN))
#define	__HAL_RCC_RTC_DISABLE()   (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = DISABLE)
#define	__HAL_RCC_RTC_DISABLE()   (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = DISABLE)
#define	__HAL_RCC_RTC_DISABLE()   (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = DISABLE)
#define	__HAL_RCC_RTC_ENABLE()   (RCC->BDCR |= (RCC_BDCR_RTCEN))
	Macros to enable or disable the RTC clock. More...
#define	__HAL_RCC_RTC_ENABLE()   (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = ENABLE)
	Macros to enable or disable the RTC clock. More...
#define	__HAL_RCC_RTC_ENABLE()   (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = ENABLE)
	Macros to enable or disable the RTC clock. More...
#define	__HAL_RCC_RTC_ENABLE()   (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = ENABLE)
	Macros to enable or disable the RTC clock. More...

Detailed Description

Macro Definition Documentation

__HAL_RCC_BACKUPRESET_FORCE [1/4]

#define __HAL_RCC_BACKUPRESET_FORCE

(

)

(RCC->BDCR |= (RCC_BDCR_BDRST))

Macros to force or release the Backup domain reset.

Note

This function resets the RTC peripheral (including the backup registers) and the RTC clock source selection in RCC_CSR register.

The BKPSRAM is not affected by this reset.

Definition at line 868 of file stm32f7xx_hal_rcc.h.

__HAL_RCC_BACKUPRESET_FORCE [2/4]

#define __HAL_RCC_BACKUPRESET_FORCE

(

)

(*(__IO uint32_t *) RCC_BDCR_BDRST_BB = ENABLE)

Macros to force or release the Backup domain reset.

Note

This function resets the RTC peripheral (including the backup registers) and the RTC clock source selection in RCC_CSR register.

The BKPSRAM is not affected by this reset.

Definition at line 1020 of file stm32f469/stm32f469i-disco/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h.

__HAL_RCC_BACKUPRESET_FORCE [3/4]

#define __HAL_RCC_BACKUPRESET_FORCE

(

)

(*(__IO uint32_t *) RCC_BDCR_BDRST_BB = ENABLE)

Macros to force or release the Backup domain reset.

Note

This function resets the RTC peripheral (including the backup registers) and the RTC clock source selection in RCC_CSR register.

The BKPSRAM is not affected by this reset.

Definition at line 1020 of file stm32f407/stm32f407g-disc1/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h.

__HAL_RCC_BACKUPRESET_FORCE [4/4]

#define __HAL_RCC_BACKUPRESET_FORCE

(

)

(*(__IO uint32_t *) RCC_BDCR_BDRST_BB = ENABLE)

Macros to force or release the Backup domain reset.

Note

This function resets the RTC peripheral (including the backup registers) and the RTC clock source selection in RCC_CSR register.

The BKPSRAM is not affected by this reset.

Definition at line 1020 of file stm32f411/stm32f411e-disco/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h.

__HAL_RCC_BACKUPRESET_RELEASE [1/4]

#define __HAL_RCC_BACKUPRESET_RELEASE

(

)

(RCC->BDCR &= ~(RCC_BDCR_BDRST))

Definition at line 869 of file stm32f7xx_hal_rcc.h.

__HAL_RCC_BACKUPRESET_RELEASE [2/4]

#define __HAL_RCC_BACKUPRESET_RELEASE

(

)

(*(__IO uint32_t *) RCC_BDCR_BDRST_BB = DISABLE)

Definition at line 1021 of file stm32f411/stm32f411e-disco/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h.

__HAL_RCC_BACKUPRESET_RELEASE [3/4]

#define __HAL_RCC_BACKUPRESET_RELEASE

(

)

(*(__IO uint32_t *) RCC_BDCR_BDRST_BB = DISABLE)

Definition at line 1021 of file stm32f407/stm32f407g-disc1/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h.

__HAL_RCC_BACKUPRESET_RELEASE [4/4]

#define __HAL_RCC_BACKUPRESET_RELEASE

(

)

(*(__IO uint32_t *) RCC_BDCR_BDRST_BB = DISABLE)

Definition at line 1021 of file stm32f469/stm32f469i-disco/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h.

__HAL_RCC_GET_RTC_HSE_PRESCALER [1/4]

#define __HAL_RCC_GET_RTC_HSE_PRESCALER

(

)

(READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) | RCC_BDCR_RTCSEL)

Get the RTC and HSE clock divider (RTCPRE).

Return values

Returned

value can be one of the following values: RCC_RTCCLKSOURCE_HSE_DIVX: HSE clock divided by x selected as RTC clock, where x:[2,31]

Definition at line 861 of file stm32f7xx_hal_rcc.h.

__HAL_RCC_GET_RTC_HSE_PRESCALER [2/4]

#define __HAL_RCC_GET_RTC_HSE_PRESCALER

(

)

(READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) | RCC_BDCR_RTCSEL)

Get the RTC and HSE clock divider (RTCPRE).

Return values

Returned

value can be one of the following values: RCC_RTCCLKSOURCE_HSE_DIVX: HSE clock divided by x selected as RTC clock, where x:[2,31]

Definition at line 1013 of file stm32f469/stm32f469i-disco/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h.

__HAL_RCC_GET_RTC_HSE_PRESCALER [3/4]

#define __HAL_RCC_GET_RTC_HSE_PRESCALER

(

)

(READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) | RCC_BDCR_RTCSEL)

Get the RTC and HSE clock divider (RTCPRE).

Return values

Returned

value can be one of the following values: RCC_RTCCLKSOURCE_HSE_DIVX: HSE clock divided by x selected as RTC clock, where x:[2,31]

Definition at line 1013 of file stm32f411/stm32f411e-disco/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h.

__HAL_RCC_GET_RTC_HSE_PRESCALER [4/4]

#define __HAL_RCC_GET_RTC_HSE_PRESCALER

(

)

(READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) | RCC_BDCR_RTCSEL)

Get the RTC and HSE clock divider (RTCPRE).

Return values

Returned

value can be one of the following values: RCC_RTCCLKSOURCE_HSE_DIVX: HSE clock divided by x selected as RTC clock, where x:[2,31]

Definition at line 1013 of file stm32f407/stm32f407g-disc1/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h.

__HAL_RCC_GET_RTC_SOURCE [1/4]

#define __HAL_RCC_GET_RTC_SOURCE

(

)

(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL))

Macro to get the RTC clock source.

Return values

The

clock source can be one of the following values: RCC_RTCCLKSOURCE_NO_CLK No clock selected as RTC clock RCC_RTCCLKSOURCE_LSE LSE selected as RTC clock RCC_RTCCLKSOURCE_LSI LSI selected as RTC clock RCC_RTCCLKSOURCE_HSE_DIVX HSE divided by X selected as RTC clock (X can be retrieved thanks to __HAL_RCC_GET_RTC_HSE_PRESCALER()

Definition at line 853 of file stm32f7xx_hal_rcc.h.

__HAL_RCC_GET_RTC_SOURCE [2/4]

#define __HAL_RCC_GET_RTC_SOURCE

(

)

(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL))

Macro to get the RTC clock source.

Return values

The

clock source can be one of the following values: RCC_RTCCLKSOURCE_NO_CLK No clock selected as RTC clock RCC_RTCCLKSOURCE_LSE LSE selected as RTC clock RCC_RTCCLKSOURCE_LSI LSI selected as RTC clock RCC_RTCCLKSOURCE_HSE_DIVX HSE divided by X selected as RTC clock (X can be retrieved thanks to __HAL_RCC_GET_RTC_HSE_PRESCALER()

Definition at line 1005 of file stm32f407/stm32f407g-disc1/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h.

__HAL_RCC_GET_RTC_SOURCE [3/4]

#define __HAL_RCC_GET_RTC_SOURCE

(

)

(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL))

Macro to get the RTC clock source.

Return values

The

clock source can be one of the following values: RCC_RTCCLKSOURCE_NO_CLK No clock selected as RTC clock RCC_RTCCLKSOURCE_LSE LSE selected as RTC clock RCC_RTCCLKSOURCE_LSI LSI selected as RTC clock RCC_RTCCLKSOURCE_HSE_DIVX HSE divided by X selected as RTC clock (X can be retrieved thanks to __HAL_RCC_GET_RTC_HSE_PRESCALER()

Definition at line 1005 of file stm32f469/stm32f469i-disco/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h.

__HAL_RCC_GET_RTC_SOURCE [4/4]

#define __HAL_RCC_GET_RTC_SOURCE

(

)

(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL))

Macro to get the RTC clock source.

Return values

The

clock source can be one of the following values: RCC_RTCCLKSOURCE_NO_CLK No clock selected as RTC clock RCC_RTCCLKSOURCE_LSE LSE selected as RTC clock RCC_RTCCLKSOURCE_LSI LSI selected as RTC clock RCC_RTCCLKSOURCE_HSE_DIVX HSE divided by X selected as RTC clock (X can be retrieved thanks to __HAL_RCC_GET_RTC_HSE_PRESCALER()

Definition at line 1005 of file stm32f411/stm32f411e-disco/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h.

__HAL_RCC_RTC_CLKPRESCALER [1/4]

#define __HAL_RCC_RTC_CLKPRESCALER

(

__RTCCLKSource__

)

Value:

                                                     (((__RTCCLKSource__) & RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) ?    \
                                                     MODIFY_REG(RCC->CFGR, RCC_CFGR_RTCPRE, ((__RTCCLKSource__) & 0xFFFFCFF)) : CLEAR_BIT(RCC->CFGR, RCC_CFGR_RTCPRE)

Macros to configure the RTC clock (RTCCLK).

Note

As the RTC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using the Power Backup Access macro before to configure the RTC clock source (to be done once after reset).

Once the RTC clock is configured it can't be changed unless the
Backup domain is reset using __HAL_RCC_BackupReset_RELEASE() macro, or by a Power On Reset (POR).

Parameters

<strong>RTCCLKSource</strong>

specifies the RTC clock source. This parameter can be one of the following values: RCC_RTCCLKSOURCE_NO_CLK: No clock selected as RTC clock. RCC_RTCCLKSOURCE_LSE: LSE selected as RTC clock. RCC_RTCCLKSOURCE_LSI: LSI selected as RTC clock. RCC_RTCCLKSOURCE_HSE_DIVX: HSE clock divided by x selected as RTC clock, where x:[2,31]

Note

If the LSE or LSI is used as RTC clock source, the RTC continues to work in STOP and STANDBY modes, and can be used as wakeup source. However, when the HSE clock is used as RTC clock source, the RTC cannot be used in STOP and STANDBY modes.

The maximum input clock frequency for RTC is 1MHz (when using HSE as RTC clock source).

Definition at line 839 of file stm32f7xx_hal_rcc.h.

__HAL_RCC_RTC_CLKPRESCALER [2/4]

#define __HAL_RCC_RTC_CLKPRESCALER

(

__RTCCLKSource__

)

Value:

                                                 (((__RTCCLKSource__) & RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) ?    \
                                                 MODIFY_REG(RCC->CFGR, RCC_CFGR_RTCPRE, ((__RTCCLKSource__) & 0xFFFFCFFU)) : CLEAR_BIT(RCC->CFGR, RCC_CFGR_RTCPRE)

Macros to configure the RTC clock (RTCCLK).

Note

As the RTC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using the Power Backup Access macro before to configure the RTC clock source (to be done once after reset).

Once the RTC clock is configured it can't be changed unless the Backup domain is reset using __HAL_RCC_BackupReset_RELEASE() macro, or by a Power On Reset (POR).

Parameters

<strong>RTCCLKSource</strong>

specifies the RTC clock source. This parameter can be one of the following values: RCC_RTCCLKSOURCE_NO_CLK: No clock selected as RTC clock. RCC_RTCCLKSOURCE_LSE: LSE selected as RTC clock. RCC_RTCCLKSOURCE_LSI: LSI selected as RTC clock. RCC_RTCCLKSOURCE_HSE_DIVX: HSE clock divided by x selected as RTC clock, where x:[2,31]

Note

If the LSE or LSI is used as RTC clock source, the RTC continues to work in STOP and STANDBY modes, and can be used as wake-up source. However, when the HSE clock is used as RTC clock source, the RTC cannot be used in STOP and STANDBY modes.

The maximum input clock frequency for RTC is 1MHz (when using HSE as RTC clock source).

Definition at line 991 of file stm32f407/stm32f407g-disc1/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h.

__HAL_RCC_RTC_CLKPRESCALER [3/4]

#define __HAL_RCC_RTC_CLKPRESCALER

(

__RTCCLKSource__

)

Value:

                                                 (((__RTCCLKSource__) & RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) ?    \
                                                 MODIFY_REG(RCC->CFGR, RCC_CFGR_RTCPRE, ((__RTCCLKSource__) & 0xFFFFCFFU)) : CLEAR_BIT(RCC->CFGR, RCC_CFGR_RTCPRE)

Macros to configure the RTC clock (RTCCLK).

Note

As the RTC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using the Power Backup Access macro before to configure the RTC clock source (to be done once after reset).

Once the RTC clock is configured it can't be changed unless the Backup domain is reset using __HAL_RCC_BackupReset_RELEASE() macro, or by a Power On Reset (POR).

Parameters

<strong>RTCCLKSource</strong>

specifies the RTC clock source. This parameter can be one of the following values: RCC_RTCCLKSOURCE_NO_CLK: No clock selected as RTC clock. RCC_RTCCLKSOURCE_LSE: LSE selected as RTC clock. RCC_RTCCLKSOURCE_LSI: LSI selected as RTC clock. RCC_RTCCLKSOURCE_HSE_DIVX: HSE clock divided by x selected as RTC clock, where x:[2,31]

Note

If the LSE or LSI is used as RTC clock source, the RTC continues to work in STOP and STANDBY modes, and can be used as wake-up source. However, when the HSE clock is used as RTC clock source, the RTC cannot be used in STOP and STANDBY modes.

The maximum input clock frequency for RTC is 1MHz (when using HSE as RTC clock source).

Definition at line 991 of file stm32f469/stm32f469i-disco/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h.

__HAL_RCC_RTC_CLKPRESCALER [4/4]

#define __HAL_RCC_RTC_CLKPRESCALER

(

__RTCCLKSource__

)

Value:

                                                 (((__RTCCLKSource__) & RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) ?    \
                                                 MODIFY_REG(RCC->CFGR, RCC_CFGR_RTCPRE, ((__RTCCLKSource__) & 0xFFFFCFFU)) : CLEAR_BIT(RCC->CFGR, RCC_CFGR_RTCPRE)

Macros to configure the RTC clock (RTCCLK).

Note

As the RTC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using the Power Backup Access macro before to configure the RTC clock source (to be done once after reset).

Once the RTC clock is configured it can't be changed unless the Backup domain is reset using __HAL_RCC_BackupReset_RELEASE() macro, or by a Power On Reset (POR).

Parameters

<strong>RTCCLKSource</strong>

specifies the RTC clock source. This parameter can be one of the following values: RCC_RTCCLKSOURCE_NO_CLK: No clock selected as RTC clock. RCC_RTCCLKSOURCE_LSE: LSE selected as RTC clock. RCC_RTCCLKSOURCE_LSI: LSI selected as RTC clock. RCC_RTCCLKSOURCE_HSE_DIVX: HSE clock divided by x selected as RTC clock, where x:[2,31]

Note

If the LSE or LSI is used as RTC clock source, the RTC continues to work in STOP and STANDBY modes, and can be used as wake-up source. However, when the HSE clock is used as RTC clock source, the RTC cannot be used in STOP and STANDBY modes.

The maximum input clock frequency for RTC is 1MHz (when using HSE as RTC clock source).

Definition at line 991 of file stm32f411/stm32f411e-disco/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h.

__HAL_RCC_RTC_CONFIG [1/4]

#define __HAL_RCC_RTC_CONFIG

(

__RTCCLKSource__

)

Value:

                                                    do { __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__);    \
                                                    RCC->BDCR |= ((__RTCCLKSource__) & 0x00000FFF);  \
                                                  } while (0)

Definition at line 842 of file stm32f7xx_hal_rcc.h.

__HAL_RCC_RTC_CONFIG [2/4]

#define __HAL_RCC_RTC_CONFIG

(

__RTCCLKSource__

)

Value:

                                                    do { __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__);    \
                                                    RCC->BDCR |= ((__RTCCLKSource__) & 0x00000FFFU);  \
                                                   } while(0U)

Definition at line 994 of file stm32f411/stm32f411e-disco/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h.

__HAL_RCC_RTC_CONFIG [3/4]

#define __HAL_RCC_RTC_CONFIG

(

__RTCCLKSource__

)

Value:

                                                    do { __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__);    \
                                                    RCC->BDCR |= ((__RTCCLKSource__) & 0x00000FFFU);  \
                                                   } while(0U)

Definition at line 994 of file stm32f469/stm32f469i-disco/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h.

__HAL_RCC_RTC_CONFIG [4/4]

#define __HAL_RCC_RTC_CONFIG

(

__RTCCLKSource__

)

Value:

                                                    do { __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__);    \
                                                    RCC->BDCR |= ((__RTCCLKSource__) & 0x00000FFFU);  \
                                                   } while(0U)

Definition at line 994 of file stm32f407/stm32f407g-disc1/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h.

__HAL_RCC_RTC_DISABLE [1/4]

#define __HAL_RCC_RTC_DISABLE

(

)

(RCC->BDCR &= ~(RCC_BDCR_RTCEN))

Definition at line 815 of file stm32f7xx_hal_rcc.h.

__HAL_RCC_RTC_DISABLE [2/4]

#define __HAL_RCC_RTC_DISABLE

(

)

(*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = DISABLE)

Definition at line 967 of file stm32f469/stm32f469i-disco/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h.

__HAL_RCC_RTC_DISABLE [3/4]

#define __HAL_RCC_RTC_DISABLE

(

)

(*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = DISABLE)

Definition at line 967 of file stm32f411/stm32f411e-disco/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h.

__HAL_RCC_RTC_DISABLE [4/4]

#define __HAL_RCC_RTC_DISABLE

(

)

(*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = DISABLE)

Definition at line 967 of file stm32f407/stm32f407g-disc1/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h.

__HAL_RCC_RTC_ENABLE [1/4]

#define __HAL_RCC_RTC_ENABLE

(

)

(RCC->BDCR |= (RCC_BDCR_RTCEN))

Macros to enable or disable the RTC clock.

Note

These macros must be used only after the RTC clock source was selected.

Definition at line 814 of file stm32f7xx_hal_rcc.h.

__HAL_RCC_RTC_ENABLE [2/4]

#define __HAL_RCC_RTC_ENABLE

(

)

(*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = ENABLE)

Macros to enable or disable the RTC clock.

Note

These macros must be used only after the RTC clock source was selected.

Definition at line 966 of file stm32f411/stm32f411e-disco/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h.

__HAL_RCC_RTC_ENABLE [3/4]

#define __HAL_RCC_RTC_ENABLE

(

)

(*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = ENABLE)

Macros to enable or disable the RTC clock.

Note

These macros must be used only after the RTC clock source was selected.

Definition at line 966 of file stm32f469/stm32f469i-disco/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h.

__HAL_RCC_RTC_ENABLE [4/4]

#define __HAL_RCC_RTC_ENABLE

(

)

(*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = ENABLE)

Macros to enable or disable the RTC clock.

Note

These macros must be used only after the RTC clock source was selected.

Definition at line 966 of file stm32f407/stm32f407g-disc1/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h.