◆ IS_DFSDM_BREAK_SIGNALS
#define IS_DFSDM_BREAK_SIGNALS |
( |
|
VALUE | ) |
((VALUE) <= 0xFU) |
◆ IS_DFSDM_CHANNEL_DATA_PACKING
#define IS_DFSDM_CHANNEL_DATA_PACKING |
( |
|
MODE | ) |
|
◆ IS_DFSDM_CHANNEL_FILTER_ORDER
#define IS_DFSDM_CHANNEL_FILTER_ORDER |
( |
|
ORDER | ) |
|
◆ IS_DFSDM_CHANNEL_FILTER_OVS_RATIO
#define IS_DFSDM_CHANNEL_FILTER_OVS_RATIO |
( |
|
RATIO | ) |
((1U <= (RATIO)) && ((RATIO) <= 32U)) |
◆ IS_DFSDM_CHANNEL_INPUT
#define IS_DFSDM_CHANNEL_INPUT |
( |
|
INPUT | ) |
|
◆ IS_DFSDM_CHANNEL_INPUT_PINS
#define IS_DFSDM_CHANNEL_INPUT_PINS |
( |
|
PINS | ) |
|
◆ IS_DFSDM_CHANNEL_OFFSET
#define IS_DFSDM_CHANNEL_OFFSET |
( |
|
VALUE | ) |
((-8388608 <= (VALUE)) && ((VALUE) <= 8388607)) |
◆ IS_DFSDM_CHANNEL_OUTPUT_CLOCK
#define IS_DFSDM_CHANNEL_OUTPUT_CLOCK |
( |
|
CLOCK | ) |
|
◆ IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER
#define IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER |
( |
|
DIVIDER | ) |
((2U <= (DIVIDER)) && ((DIVIDER) <= 256U)) |
◆ IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT
#define IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT |
( |
|
VALUE | ) |
((VALUE) <= 0x1FU) |
◆ IS_DFSDM_CHANNEL_SCD_THRESHOLD
#define IS_DFSDM_CHANNEL_SCD_THRESHOLD |
( |
|
VALUE | ) |
((VALUE) <= 0xFFU) |
◆ IS_DFSDM_CHANNEL_SERIAL_INTERFACE_TYPE
#define IS_DFSDM_CHANNEL_SERIAL_INTERFACE_TYPE |
( |
|
MODE | ) |
|
◆ IS_DFSDM_CHANNEL_SPI_CLOCK
#define IS_DFSDM_CHANNEL_SPI_CLOCK |
( |
|
TYPE | ) |
|
◆ IS_DFSDM_CONTINUOUS_MODE
#define IS_DFSDM_CONTINUOUS_MODE |
( |
|
MODE | ) |
|
◆ IS_DFSDM_FILTER_AWD_DATA_SOURCE
#define IS_DFSDM_FILTER_AWD_DATA_SOURCE |
( |
|
DATA | ) |
|
◆ IS_DFSDM_FILTER_AWD_THRESHOLD
#define IS_DFSDM_FILTER_AWD_THRESHOLD |
( |
|
VALUE | ) |
((-8388608 <= (VALUE)) && ((VALUE) <= 8388607)) |
◆ IS_DFSDM_FILTER_EXT_TRIG
#define IS_DFSDM_FILTER_EXT_TRIG |
( |
|
TRIG | ) |
|
◆ IS_DFSDM_FILTER_EXT_TRIG_EDGE
#define IS_DFSDM_FILTER_EXT_TRIG_EDGE |
( |
|
EDGE | ) |
|
◆ IS_DFSDM_FILTER_INJ_TRIGGER
#define IS_DFSDM_FILTER_INJ_TRIGGER |
( |
|
TRIG | ) |
|
◆ IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO
#define IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO |
( |
|
RATIO | ) |
((1U <= (RATIO)) && ((RATIO) <= 256U)) |
◆ IS_DFSDM_FILTER_OVS_RATIO
#define IS_DFSDM_FILTER_OVS_RATIO |
( |
|
RATIO | ) |
((1U <= (RATIO)) && ((RATIO) <= 1024U)) |
◆ IS_DFSDM_FILTER_REG_TRIGGER
#define IS_DFSDM_FILTER_REG_TRIGGER |
( |
|
TRIG | ) |
|
◆ IS_DFSDM_FILTER_SINC_ORDER
#define IS_DFSDM_FILTER_SINC_ORDER |
( |
|
ORDER | ) |
|
◆ IS_DFSDM_INJECTED_CHANNEL
#define IS_DFSDM_INJECTED_CHANNEL |
( |
|
CHANNEL | ) |
(((CHANNEL) != 0U) && ((CHANNEL) <= 0x000F00FFU)) |
◆ IS_DFSDM_REGULAR_CHANNEL
#define IS_DFSDM_REGULAR_CHANNEL |
( |
|
CHANNEL | ) |
|
#define DFSDM_FILTER_EXT_TRIG_HRTIM1_ADCTRG3
#define DFSDM_CHANNEL_DUAL_MODE
#define DFSDM_FILTER_EXT_TRIG_EXTI11
#define DFSDM_FILTER_EXT_TRIG_TIM7_TRGO
#define DFSDM_CONTINUOUS_CONV_ON
#define DFSDM_CHANNEL_MANCHESTER_FALLING
#define DFSDM_CHANNEL_STANDARD_MODE
#define DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL
#define DFSDM_CONTINUOUS_CONV_OFF
#define DFSDM_CHANNEL_SPI_RISING
#define DFSDM_FILTER_EXT_TRIG_BOTH_EDGES
#define DFSDM_FILTER_EXT_TRIG_LPTIM2_OUT
#define DFSDM_CHANNEL_SPI_CLOCK_INTERNAL_DIV2_RISING
#define DFSDM_FILTER_EXT_TRIGGER
#define DFSDM_FILTER_AWD_FILTER_DATA
#define DFSDM_CHANNEL_SINC2_ORDER
#define DFSDM_CHANNEL_SPI_FALLING
#define DFSDM_CHANNEL_FASTSINC_ORDER
#define DFSDM_FILTER_SINC5_ORDER
#define DFSDM_FILTER_EXT_TRIG_FALLING_EDGE
#define DFSDM_FILTER_EXT_TRIG_TIM6_TRGO
#define DFSDM_CHANNEL_SPI_CLOCK_INTERNAL
#define DFSDM_FILTER_SINC1_ORDER
#define DFSDM_FILTER_EXT_TRIG_TIM1_TRGO2
#define DFSDM_FILTER_EXT_TRIG_TIM16_OC1
#define DFSDM_FILTER_EXT_TRIG_TIM8_TRGO2
#define DFSDM_FILTER_SINC2_ORDER
#define DFSDM_FILTER_EXT_TRIG_TIM8_TRGO
#define DFSDM_FILTER_EXT_TRIG_LPTIM1_OUT
#define DFSDM_FILTER_EXT_TRIG_RISING_EDGE
#define DFSDM_FILTER_EXT_TRIG_EXTI15
#define DFSDM_FILTER_EXT_TRIG_HRTIM1_ADCTRG1
#define DFSDM_CHANNEL_INTERLEAVED_MODE
#define DFSDM_CHANNEL_MANCHESTER_RISING
#define DFSDM_FILTER_EXT_TRIG_TIM1_TRGO
#define DFSDM_FILTER_SYNC_TRIGGER
#define DFSDM_FILTER_SW_TRIGGER
#define DFSDM_FILTER_EXT_TRIG_TIM3_TRGO
#define DFSDM_FILTER_EXT_TRIG_LPTIM3_OUT
#define DFSDM_FILTER_EXT_TRIG_TIM4_TRGO
#define DFSDM_FILTER_FASTSINC_ORDER
#define DFSDM_CHANNEL_SINC3_ORDER
#define DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM
#define DFSDM_CHANNEL_SPI_CLOCK_INTERNAL_DIV2_FALLING
#define DFSDM_CHANNEL_OUTPUT_CLOCK_AUDIO
#define DFSDM_FILTER_AWD_CHANNEL_DATA
#define DFSDM_FILTER_SINC3_ORDER
#define DFSDM_FILTER_SINC4_ORDER
#define DFSDM_CHANNEL_SINC1_ORDER