tc1.h
Go to the documentation of this file.
1 
31 /*
32  * Support and FAQ: visit <a href="https://www.microchip.com/support/">Microchip Support</a>
33  */
34 
35 #ifndef _SAME70_TC1_INSTANCE_
36 #define _SAME70_TC1_INSTANCE_
37 
38 /* ========== Register definition for TC1 peripheral ========== */
39 #if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
40  #define REG_TC1_CCR0 (0x40010000U)
41  #define REG_TC1_CMR0 (0x40010004U)
42  #define REG_TC1_SMMR0 (0x40010008U)
43  #define REG_TC1_RAB0 (0x4001000CU)
44  #define REG_TC1_CV0 (0x40010010U)
45  #define REG_TC1_RA0 (0x40010014U)
46  #define REG_TC1_RB0 (0x40010018U)
47  #define REG_TC1_RC0 (0x4001001CU)
48  #define REG_TC1_SR0 (0x40010020U)
49  #define REG_TC1_IER0 (0x40010024U)
50  #define REG_TC1_IDR0 (0x40010028U)
51  #define REG_TC1_IMR0 (0x4001002CU)
52  #define REG_TC1_EMR0 (0x40010030U)
53  #define REG_TC1_CCR1 (0x40010040U)
54  #define REG_TC1_CMR1 (0x40010044U)
55  #define REG_TC1_SMMR1 (0x40010048U)
56  #define REG_TC1_RAB1 (0x4001004CU)
57  #define REG_TC1_CV1 (0x40010050U)
58  #define REG_TC1_RA1 (0x40010054U)
59  #define REG_TC1_RB1 (0x40010058U)
60  #define REG_TC1_RC1 (0x4001005CU)
61  #define REG_TC1_SR1 (0x40010060U)
62  #define REG_TC1_IER1 (0x40010064U)
63  #define REG_TC1_IDR1 (0x40010068U)
64  #define REG_TC1_IMR1 (0x4001006CU)
65  #define REG_TC1_EMR1 (0x40010070U)
66  #define REG_TC1_CCR2 (0x40010080U)
67  #define REG_TC1_CMR2 (0x40010084U)
68  #define REG_TC1_SMMR2 (0x40010088U)
69  #define REG_TC1_RAB2 (0x4001008CU)
70  #define REG_TC1_CV2 (0x40010090U)
71  #define REG_TC1_RA2 (0x40010094U)
72  #define REG_TC1_RB2 (0x40010098U)
73  #define REG_TC1_RC2 (0x4001009CU)
74  #define REG_TC1_SR2 (0x400100A0U)
75  #define REG_TC1_IER2 (0x400100A4U)
76  #define REG_TC1_IDR2 (0x400100A8U)
77  #define REG_TC1_IMR2 (0x400100ACU)
78  #define REG_TC1_EMR2 (0x400100B0U)
79  #define REG_TC1_BCR (0x400100C0U)
80  #define REG_TC1_BMR (0x400100C4U)
81  #define REG_TC1_QIER (0x400100C8U)
82  #define REG_TC1_QIDR (0x400100CCU)
83  #define REG_TC1_QIMR (0x400100D0U)
84  #define REG_TC1_QISR (0x400100D4U)
85  #define REG_TC1_FMR (0x400100D8U)
86  #define REG_TC1_WPMR (0x400100E4U)
87  #define REG_TC1_VER (0x400100FCU)
88 #else
89  #define REG_TC1_CCR0 (*(__O uint32_t*)0x40010000U)
90  #define REG_TC1_CMR0 (*(__IO uint32_t*)0x40010004U)
91  #define REG_TC1_SMMR0 (*(__IO uint32_t*)0x40010008U)
92  #define REG_TC1_RAB0 (*(__I uint32_t*)0x4001000CU)
93  #define REG_TC1_CV0 (*(__I uint32_t*)0x40010010U)
94  #define REG_TC1_RA0 (*(__IO uint32_t*)0x40010014U)
95  #define REG_TC1_RB0 (*(__IO uint32_t*)0x40010018U)
96  #define REG_TC1_RC0 (*(__IO uint32_t*)0x4001001CU)
97  #define REG_TC1_SR0 (*(__I uint32_t*)0x40010020U)
98  #define REG_TC1_IER0 (*(__O uint32_t*)0x40010024U)
99  #define REG_TC1_IDR0 (*(__O uint32_t*)0x40010028U)
100  #define REG_TC1_IMR0 (*(__I uint32_t*)0x4001002CU)
101  #define REG_TC1_EMR0 (*(__IO uint32_t*)0x40010030U)
102  #define REG_TC1_CCR1 (*(__O uint32_t*)0x40010040U)
103  #define REG_TC1_CMR1 (*(__IO uint32_t*)0x40010044U)
104  #define REG_TC1_SMMR1 (*(__IO uint32_t*)0x40010048U)
105  #define REG_TC1_RAB1 (*(__I uint32_t*)0x4001004CU)
106  #define REG_TC1_CV1 (*(__I uint32_t*)0x40010050U)
107  #define REG_TC1_RA1 (*(__IO uint32_t*)0x40010054U)
108  #define REG_TC1_RB1 (*(__IO uint32_t*)0x40010058U)
109  #define REG_TC1_RC1 (*(__IO uint32_t*)0x4001005CU)
110  #define REG_TC1_SR1 (*(__I uint32_t*)0x40010060U)
111  #define REG_TC1_IER1 (*(__O uint32_t*)0x40010064U)
112  #define REG_TC1_IDR1 (*(__O uint32_t*)0x40010068U)
113  #define REG_TC1_IMR1 (*(__I uint32_t*)0x4001006CU)
114  #define REG_TC1_EMR1 (*(__IO uint32_t*)0x40010070U)
115  #define REG_TC1_CCR2 (*(__O uint32_t*)0x40010080U)
116  #define REG_TC1_CMR2 (*(__IO uint32_t*)0x40010084U)
117  #define REG_TC1_SMMR2 (*(__IO uint32_t*)0x40010088U)
118  #define REG_TC1_RAB2 (*(__I uint32_t*)0x4001008CU)
119  #define REG_TC1_CV2 (*(__I uint32_t*)0x40010090U)
120  #define REG_TC1_RA2 (*(__IO uint32_t*)0x40010094U)
121  #define REG_TC1_RB2 (*(__IO uint32_t*)0x40010098U)
122  #define REG_TC1_RC2 (*(__IO uint32_t*)0x4001009CU)
123  #define REG_TC1_SR2 (*(__I uint32_t*)0x400100A0U)
124  #define REG_TC1_IER2 (*(__O uint32_t*)0x400100A4U)
125  #define REG_TC1_IDR2 (*(__O uint32_t*)0x400100A8U)
126  #define REG_TC1_IMR2 (*(__I uint32_t*)0x400100ACU)
127  #define REG_TC1_EMR2 (*(__IO uint32_t*)0x400100B0U)
128  #define REG_TC1_BCR (*(__O uint32_t*)0x400100C0U)
129  #define REG_TC1_BMR (*(__IO uint32_t*)0x400100C4U)
130  #define REG_TC1_QIER (*(__O uint32_t*)0x400100C8U)
131  #define REG_TC1_QIDR (*(__O uint32_t*)0x400100CCU)
132  #define REG_TC1_QIMR (*(__I uint32_t*)0x400100D0U)
133  #define REG_TC1_QISR (*(__I uint32_t*)0x400100D4U)
134  #define REG_TC1_FMR (*(__IO uint32_t*)0x400100D8U)
135  #define REG_TC1_WPMR (*(__IO uint32_t*)0x400100E4U)
136  #define REG_TC1_VER (*(__I uint32_t*)0x400100FCU)
137 #endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
138 
139 #endif /* _SAME70_TC1_INSTANCE_ */


inertial_sense_ros
Author(s):
autogenerated on Sat Sep 19 2020 03:19:05