tc0.h

Go to the documentation of this file.

/*
 * Support and FAQ: visit <a href="https://www.microchip.com/support/">Microchip Support</a>
 */

#ifndef _SAME70_TC0_INSTANCE_
#define _SAME70_TC0_INSTANCE_

/* ========== Register definition for TC0 peripheral ========== */
#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
  #define REG_TC0_CCR0                   (0x4000C000U) 
  #define REG_TC0_CMR0                   (0x4000C004U) 
  #define REG_TC0_SMMR0                  (0x4000C008U) 
  #define REG_TC0_RAB0                   (0x4000C00CU) 
  #define REG_TC0_CV0                    (0x4000C010U) 
  #define REG_TC0_RA0                    (0x4000C014U) 
  #define REG_TC0_RB0                    (0x4000C018U) 
  #define REG_TC0_RC0                    (0x4000C01CU) 
  #define REG_TC0_SR0                    (0x4000C020U) 
  #define REG_TC0_IER0                   (0x4000C024U) 
  #define REG_TC0_IDR0                   (0x4000C028U) 
  #define REG_TC0_IMR0                   (0x4000C02CU) 
  #define REG_TC0_EMR0                   (0x4000C030U) 
  #define REG_TC0_CCR1                   (0x4000C040U) 
  #define REG_TC0_CMR1                   (0x4000C044U) 
  #define REG_TC0_SMMR1                  (0x4000C048U) 
  #define REG_TC0_RAB1                   (0x4000C04CU) 
  #define REG_TC0_CV1                    (0x4000C050U) 
  #define REG_TC0_RA1                    (0x4000C054U) 
  #define REG_TC0_RB1                    (0x4000C058U) 
  #define REG_TC0_RC1                    (0x4000C05CU) 
  #define REG_TC0_SR1                    (0x4000C060U) 
  #define REG_TC0_IER1                   (0x4000C064U) 
  #define REG_TC0_IDR1                   (0x4000C068U) 
  #define REG_TC0_IMR1                   (0x4000C06CU) 
  #define REG_TC0_EMR1                   (0x4000C070U) 
  #define REG_TC0_CCR2                   (0x4000C080U) 
  #define REG_TC0_CMR2                   (0x4000C084U) 
  #define REG_TC0_SMMR2                  (0x4000C088U) 
  #define REG_TC0_RAB2                   (0x4000C08CU) 
  #define REG_TC0_CV2                    (0x4000C090U) 
  #define REG_TC0_RA2                    (0x4000C094U) 
  #define REG_TC0_RB2                    (0x4000C098U) 
  #define REG_TC0_RC2                    (0x4000C09CU) 
  #define REG_TC0_SR2                    (0x4000C0A0U) 
  #define REG_TC0_IER2                   (0x4000C0A4U) 
  #define REG_TC0_IDR2                   (0x4000C0A8U) 
  #define REG_TC0_IMR2                   (0x4000C0ACU) 
  #define REG_TC0_EMR2                   (0x4000C0B0U) 
  #define REG_TC0_BCR                    (0x4000C0C0U) 
  #define REG_TC0_BMR                    (0x4000C0C4U) 
  #define REG_TC0_QIER                   (0x4000C0C8U) 
  #define REG_TC0_QIDR                   (0x4000C0CCU) 
  #define REG_TC0_QIMR                   (0x4000C0D0U) 
  #define REG_TC0_QISR                   (0x4000C0D4U) 
  #define REG_TC0_FMR                    (0x4000C0D8U) 
  #define REG_TC0_WPMR                   (0x4000C0E4U) 
  #define REG_TC0_VER                    (0x4000C0FCU) 
#else
  #define REG_TC0_CCR0  (*(__O  uint32_t*)0x4000C000U) 
  #define REG_TC0_CMR0  (*(__IO uint32_t*)0x4000C004U) 
  #define REG_TC0_SMMR0 (*(__IO uint32_t*)0x4000C008U) 
  #define REG_TC0_RAB0  (*(__I  uint32_t*)0x4000C00CU) 
  #define REG_TC0_CV0   (*(__I  uint32_t*)0x4000C010U) 
  #define REG_TC0_RA0   (*(__IO uint32_t*)0x4000C014U) 
  #define REG_TC0_RB0   (*(__IO uint32_t*)0x4000C018U) 
  #define REG_TC0_RC0   (*(__IO uint32_t*)0x4000C01CU) 
  #define REG_TC0_SR0   (*(__I  uint32_t*)0x4000C020U) 
  #define REG_TC0_IER0  (*(__O  uint32_t*)0x4000C024U) 
  #define REG_TC0_IDR0  (*(__O  uint32_t*)0x4000C028U) 
  #define REG_TC0_IMR0  (*(__I  uint32_t*)0x4000C02CU) 
  #define REG_TC0_EMR0  (*(__IO uint32_t*)0x4000C030U) 
  #define REG_TC0_CCR1  (*(__O  uint32_t*)0x4000C040U) 
  #define REG_TC0_CMR1  (*(__IO uint32_t*)0x4000C044U) 
  #define REG_TC0_SMMR1 (*(__IO uint32_t*)0x4000C048U) 
  #define REG_TC0_RAB1  (*(__I  uint32_t*)0x4000C04CU) 
  #define REG_TC0_CV1   (*(__I  uint32_t*)0x4000C050U) 
  #define REG_TC0_RA1   (*(__IO uint32_t*)0x4000C054U) 
  #define REG_TC0_RB1   (*(__IO uint32_t*)0x4000C058U) 
  #define REG_TC0_RC1   (*(__IO uint32_t*)0x4000C05CU) 
  #define REG_TC0_SR1   (*(__I  uint32_t*)0x4000C060U) 
  #define REG_TC0_IER1  (*(__O  uint32_t*)0x4000C064U) 
  #define REG_TC0_IDR1  (*(__O  uint32_t*)0x4000C068U) 
  #define REG_TC0_IMR1  (*(__I  uint32_t*)0x4000C06CU) 
  #define REG_TC0_EMR1  (*(__IO uint32_t*)0x4000C070U) 
  #define REG_TC0_CCR2  (*(__O  uint32_t*)0x4000C080U) 
  #define REG_TC0_CMR2  (*(__IO uint32_t*)0x4000C084U) 
  #define REG_TC0_SMMR2 (*(__IO uint32_t*)0x4000C088U) 
  #define REG_TC0_RAB2  (*(__I  uint32_t*)0x4000C08CU) 
  #define REG_TC0_CV2   (*(__I  uint32_t*)0x4000C090U) 
  #define REG_TC0_RA2   (*(__IO uint32_t*)0x4000C094U) 
  #define REG_TC0_RB2   (*(__IO uint32_t*)0x4000C098U) 
  #define REG_TC0_RC2   (*(__IO uint32_t*)0x4000C09CU) 
  #define REG_TC0_SR2   (*(__I  uint32_t*)0x4000C0A0U) 
  #define REG_TC0_IER2  (*(__O  uint32_t*)0x4000C0A4U) 
  #define REG_TC0_IDR2  (*(__O  uint32_t*)0x4000C0A8U) 
  #define REG_TC0_IMR2  (*(__I  uint32_t*)0x4000C0ACU) 
  #define REG_TC0_EMR2  (*(__IO uint32_t*)0x4000C0B0U) 
  #define REG_TC0_BCR   (*(__O  uint32_t*)0x4000C0C0U) 
  #define REG_TC0_BMR   (*(__IO uint32_t*)0x4000C0C4U) 
  #define REG_TC0_QIER  (*(__O  uint32_t*)0x4000C0C8U) 
  #define REG_TC0_QIDR  (*(__O  uint32_t*)0x4000C0CCU) 
  #define REG_TC0_QIMR  (*(__I  uint32_t*)0x4000C0D0U) 
  #define REG_TC0_QISR  (*(__I  uint32_t*)0x4000C0D4U) 
  #define REG_TC0_FMR   (*(__IO uint32_t*)0x4000C0D8U) 
  #define REG_TC0_WPMR  (*(__IO uint32_t*)0x4000C0E4U) 
  #define REG_TC0_VER   (*(__I  uint32_t*)0x4000C0FCU) 
#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */

#endif /* _SAME70_TC0_INSTANCE_ */