Go to the documentation of this file.
37 #ifndef __STM32F4xx_HAL_CAN_LEGACY_H
38 #define __STM32F4xx_HAL_CAN_LEGACY_H
44 #if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) ||\
45 defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
46 defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||\
47 defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||\
50 #include "stm32f4xx_hal_def.h"
131 uint32_t FilterIdHigh;
135 uint32_t FilterIdLow;
139 uint32_t FilterMaskIdHigh;
144 uint32_t FilterMaskIdLow;
149 uint32_t FilterFIFOAssignment;
152 uint32_t FilterNumber;
158 uint32_t FilterScale;
161 uint32_t FilterActivation;
244 __IO uint32_t ErrorCode;
260 #define HAL_CAN_ERROR_NONE 0x00000000U
261 #define HAL_CAN_ERROR_EWG 0x00000001U
262 #define HAL_CAN_ERROR_EPV 0x00000002U
263 #define HAL_CAN_ERROR_BOF 0x00000004U
264 #define HAL_CAN_ERROR_STF 0x00000008U
265 #define HAL_CAN_ERROR_FOR 0x00000010U
266 #define HAL_CAN_ERROR_ACK 0x00000020U
267 #define HAL_CAN_ERROR_BR 0x00000040U
268 #define HAL_CAN_ERROR_BD 0x00000080U
269 #define HAL_CAN_ERROR_CRC 0x00000100U
270 #define HAL_CAN_ERROR_FOV0 0x00000200U
271 #define HAL_CAN_ERROR_FOV1 0x00000400U
272 #define HAL_CAN_ERROR_TXFAIL 0x00000800U
280 #define CAN_INITSTATUS_FAILED ((uint8_t)0x00)
281 #define CAN_INITSTATUS_SUCCESS ((uint8_t)0x01)
289 #define CAN_MODE_NORMAL 0x00000000U
290 #define CAN_MODE_LOOPBACK ((uint32_t)CAN_BTR_LBKM)
291 #define CAN_MODE_SILENT ((uint32_t)CAN_BTR_SILM)
292 #define CAN_MODE_SILENT_LOOPBACK ((uint32_t)(CAN_BTR_LBKM | CAN_BTR_SILM))
300 #define CAN_SJW_1TQ 0x00000000U
301 #define CAN_SJW_2TQ ((uint32_t)CAN_BTR_SJW_0)
302 #define CAN_SJW_3TQ ((uint32_t)CAN_BTR_SJW_1)
303 #define CAN_SJW_4TQ ((uint32_t)CAN_BTR_SJW)
311 #define CAN_BS1_1TQ 0x00000000U
312 #define CAN_BS1_2TQ ((uint32_t)CAN_BTR_TS1_0)
313 #define CAN_BS1_3TQ ((uint32_t)CAN_BTR_TS1_1)
314 #define CAN_BS1_4TQ ((uint32_t)(CAN_BTR_TS1_1 | CAN_BTR_TS1_0))
315 #define CAN_BS1_5TQ ((uint32_t)CAN_BTR_TS1_2)
316 #define CAN_BS1_6TQ ((uint32_t)(CAN_BTR_TS1_2 | CAN_BTR_TS1_0))
317 #define CAN_BS1_7TQ ((uint32_t)(CAN_BTR_TS1_2 | CAN_BTR_TS1_1))
318 #define CAN_BS1_8TQ ((uint32_t)(CAN_BTR_TS1_2 | CAN_BTR_TS1_1 | CAN_BTR_TS1_0))
319 #define CAN_BS1_9TQ ((uint32_t)CAN_BTR_TS1_3)
320 #define CAN_BS1_10TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_0))
321 #define CAN_BS1_11TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_1))
322 #define CAN_BS1_12TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_1 | CAN_BTR_TS1_0))
323 #define CAN_BS1_13TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_2))
324 #define CAN_BS1_14TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_2 | CAN_BTR_TS1_0))
325 #define CAN_BS1_15TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_2 | CAN_BTR_TS1_1))
326 #define CAN_BS1_16TQ ((uint32_t)CAN_BTR_TS1)
334 #define CAN_BS2_1TQ 0x00000000U
335 #define CAN_BS2_2TQ ((uint32_t)CAN_BTR_TS2_0)
336 #define CAN_BS2_3TQ ((uint32_t)CAN_BTR_TS2_1)
337 #define CAN_BS2_4TQ ((uint32_t)(CAN_BTR_TS2_1 | CAN_BTR_TS2_0))
338 #define CAN_BS2_5TQ ((uint32_t)CAN_BTR_TS2_2)
339 #define CAN_BS2_6TQ ((uint32_t)(CAN_BTR_TS2_2 | CAN_BTR_TS2_0))
340 #define CAN_BS2_7TQ ((uint32_t)(CAN_BTR_TS2_2 | CAN_BTR_TS2_1))
341 #define CAN_BS2_8TQ ((uint32_t)CAN_BTR_TS2)
349 #define CAN_FILTERMODE_IDMASK ((uint8_t)0x00)
350 #define CAN_FILTERMODE_IDLIST ((uint8_t)0x01)
358 #define CAN_FILTERSCALE_16BIT ((uint8_t)0x00)
359 #define CAN_FILTERSCALE_32BIT ((uint8_t)0x01)
367 #define CAN_FILTER_FIFO0 ((uint8_t)0x00)
368 #define CAN_FILTER_FIFO1 ((uint8_t)0x01)
376 #define CAN_ID_STD 0x00000000U
377 #define CAN_ID_EXT 0x00000004U
385 #define CAN_RTR_DATA 0x00000000U
386 #define CAN_RTR_REMOTE 0x00000002U
394 #define CAN_FIFO0 ((uint8_t)0x00)
395 #define CAN_FIFO1 ((uint8_t)0x01)
409 #define CAN_FLAG_RQCP0 0x00000500U
410 #define CAN_FLAG_RQCP1 0x00000508U
411 #define CAN_FLAG_RQCP2 0x00000510U
412 #define CAN_FLAG_TXOK0 0x00000501U
413 #define CAN_FLAG_TXOK1 0x00000509U
414 #define CAN_FLAG_TXOK2 0x00000511U
415 #define CAN_FLAG_TME0 0x0000051AU
416 #define CAN_FLAG_TME1 0x0000051BU
417 #define CAN_FLAG_TME2 0x0000051CU
420 #define CAN_FLAG_FF0 0x00000203U
421 #define CAN_FLAG_FOV0 0x00000204U
423 #define CAN_FLAG_FF1 0x00000403U
424 #define CAN_FLAG_FOV1 0x00000404U
427 #define CAN_FLAG_INAK 0x00000100U
428 #define CAN_FLAG_SLAK 0x00000101U
429 #define CAN_FLAG_ERRI 0x00000102U
430 #define CAN_FLAG_WKU 0x00000103U
431 #define CAN_FLAG_SLAKI 0x00000104U
437 #define CAN_FLAG_EWG 0x00000300U
438 #define CAN_FLAG_EPV 0x00000301U
439 #define CAN_FLAG_BOF 0x00000302U
447 #define CAN_IT_TME ((uint32_t)CAN_IER_TMEIE)
450 #define CAN_IT_FMP0 ((uint32_t)CAN_IER_FMPIE0)
451 #define CAN_IT_FF0 ((uint32_t)CAN_IER_FFIE0)
452 #define CAN_IT_FOV0 ((uint32_t)CAN_IER_FOVIE0)
453 #define CAN_IT_FMP1 ((uint32_t)CAN_IER_FMPIE1)
454 #define CAN_IT_FF1 ((uint32_t)CAN_IER_FFIE1)
455 #define CAN_IT_FOV1 ((uint32_t)CAN_IER_FOVIE1)
458 #define CAN_IT_WKU ((uint32_t)CAN_IER_WKUIE)
459 #define CAN_IT_SLK ((uint32_t)CAN_IER_SLKIE)
462 #define CAN_IT_EWG ((uint32_t)CAN_IER_EWGIE)
463 #define CAN_IT_EPV ((uint32_t)CAN_IER_EPVIE)
464 #define CAN_IT_BOF ((uint32_t)CAN_IER_BOFIE)
465 #define CAN_IT_LEC ((uint32_t)CAN_IER_LECIE)
466 #define CAN_IT_ERR ((uint32_t)CAN_IER_ERRIE)
474 #define CAN_TXMAILBOX_0 ((uint8_t)0x00)
475 #define CAN_TXMAILBOX_1 ((uint8_t)0x01)
476 #define CAN_TXMAILBOX_2 ((uint8_t)0x02)
494 #define __HAL_CAN_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_CAN_STATE_RESET)
502 #define __HAL_CAN_ENABLE_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->IER) |= (__INTERRUPT__))
510 #define __HAL_CAN_DISABLE_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->IER) &= ~(__INTERRUPT__))
518 #define __HAL_CAN_MSG_PENDING(__HANDLE__, __FIFONUMBER__) (((__FIFONUMBER__) == CAN_FIFO0)? \
519 ((uint8_t)((__HANDLE__)->Instance->RF0R&0x03U)) : ((uint8_t)((__HANDLE__)->Instance->RF1R & 0x03U)))
548 #define __HAL_CAN_GET_FLAG(__HANDLE__, __FLAG__) \
549 ((((__FLAG__) >> 8U) == 5U)? ((((__HANDLE__)->Instance->TSR) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
550 (((__FLAG__) >> 8U) == 2U)? ((((__HANDLE__)->Instance->RF0R) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
551 (((__FLAG__) >> 8U) == 4U)? ((((__HANDLE__)->Instance->RF1R) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
552 (((__FLAG__) >> 8U) == 1U)? ((((__HANDLE__)->Instance->MSR) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
553 ((((__HANDLE__)->Instance->ESR) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))))
579 #define __HAL_CAN_CLEAR_FLAG(__HANDLE__, __FLAG__) \
580 ((((__FLAG__) >> 8U) == 5U)? (((__HANDLE__)->Instance->TSR) = (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
581 (((__FLAG__) >> 8U) == 2U)? (((__HANDLE__)->Instance->RF0R) = (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
582 (((__FLAG__) >> 8U) == 4U)? (((__HANDLE__)->Instance->RF1R) = (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
583 (((__HANDLE__)->Instance->MSR) = ((uint32_t)1U << ((__FLAG__) & CAN_FLAG_MASK))))
594 #define __HAL_CAN_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->IER & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
602 #define __HAL_CAN_TRANSMIT_STATUS(__HANDLE__, __TRANSMITMAILBOX__)\
603 (((__TRANSMITMAILBOX__) == CAN_TXMAILBOX_0)? ((((__HANDLE__)->Instance->TSR) & (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0)) == (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0)) :\
604 ((__TRANSMITMAILBOX__) == CAN_TXMAILBOX_1)? ((((__HANDLE__)->Instance->TSR) & (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1)) == (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1)) :\
605 ((((__HANDLE__)->Instance->TSR) & (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2)) == (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2)))
613 #define __HAL_CAN_FIFO_RELEASE(__HANDLE__, __FIFONUMBER__) (((__FIFONUMBER__) == CAN_FIFO0)? \
614 ((__HANDLE__)->Instance->RF0R = CAN_RF0R_RFOM0) : ((__HANDLE__)->Instance->RF1R = CAN_RF1R_RFOM1))
622 #define __HAL_CAN_CANCEL_TRANSMIT(__HANDLE__, __TRANSMITMAILBOX__)\
623 (((__TRANSMITMAILBOX__) == CAN_TXMAILBOX_0)? ((__HANDLE__)->Instance->TSR = CAN_TSR_ABRQ0) :\
624 ((__TRANSMITMAILBOX__) == CAN_TXMAILBOX_1)? ((__HANDLE__)->Instance->TSR = CAN_TSR_ABRQ1) :\
625 ((__HANDLE__)->Instance->TSR = CAN_TSR_ABRQ2))
636 #define __HAL_CAN_DBG_FREEZE(__HANDLE__, __NEWSTATE__) (((__NEWSTATE__) == ENABLE)? \
637 ((__HANDLE__)->Instance->MCR |= CAN_MCR_DBF) : ((__HANDLE__)->Instance->MCR &= ~CAN_MCR_DBF))
715 #define CAN_TXSTATUS_NOMAILBOX ((uint8_t)0x04)
716 #define CAN_FLAG_MASK 0x000000FFU
725 #define IS_CAN_MODE(MODE) (((MODE) == CAN_MODE_NORMAL) || \
726 ((MODE) == CAN_MODE_LOOPBACK)|| \
727 ((MODE) == CAN_MODE_SILENT) || \
728 ((MODE) == CAN_MODE_SILENT_LOOPBACK))
729 #define IS_CAN_SJW(SJW) (((SJW) == CAN_SJW_1TQ) || ((SJW) == CAN_SJW_2TQ)|| \
730 ((SJW) == CAN_SJW_3TQ) || ((SJW) == CAN_SJW_4TQ))
731 #define IS_CAN_BS1(BS1) ((BS1) <= CAN_BS1_16TQ)
732 #define IS_CAN_BS2(BS2) ((BS2) <= CAN_BS2_8TQ)
733 #define IS_CAN_PRESCALER(PRESCALER) (((PRESCALER) >= 1U) && ((PRESCALER) <= 1024U))
734 #define IS_CAN_FILTER_NUMBER(NUMBER) ((NUMBER) <= 27U)
735 #define IS_CAN_FILTER_MODE(MODE) (((MODE) == CAN_FILTERMODE_IDMASK) || \
736 ((MODE) == CAN_FILTERMODE_IDLIST))
737 #define IS_CAN_FILTER_SCALE(SCALE) (((SCALE) == CAN_FILTERSCALE_16BIT) || \
738 ((SCALE) == CAN_FILTERSCALE_32BIT))
739 #define IS_CAN_FILTER_FIFO(FIFO) (((FIFO) == CAN_FILTER_FIFO0) || \
740 ((FIFO) == CAN_FILTER_FIFO1))
741 #define IS_CAN_BANKNUMBER(BANKNUMBER) ((BANKNUMBER) <= 28U)
743 #define IS_CAN_TRANSMITMAILBOX(TRANSMITMAILBOX) ((TRANSMITMAILBOX) <= ((uint8_t)0x02))
744 #define IS_CAN_STDID(STDID) ((STDID) <= ((uint32_t)0x7FFU))
745 #define IS_CAN_EXTID(EXTID) ((EXTID) <= 0x1FFFFFFFU)
746 #define IS_CAN_DLC(DLC) ((DLC) <= ((uint8_t)0x08))
748 #define IS_CAN_IDTYPE(IDTYPE) (((IDTYPE) == CAN_ID_STD) || \
749 ((IDTYPE) == CAN_ID_EXT))
750 #define IS_CAN_RTR(RTR) (((RTR) == CAN_RTR_DATA) || ((RTR) == CAN_RTR_REMOTE))
751 #define IS_CAN_FIFO(FIFO) (((FIFO) == CAN_FIFO0) || ((FIFO) == CAN_FIFO1))
HAL_StatusTypeDef HAL_CAN_Sleep(CAN_HandleTypeDef *hcan)
napi_value Init(napi_env env, napi_value exports)
HAL_StatusTypeDef
HAL Status structures definition
void HAL_CAN_MspInit(CAN_HandleTypeDef *hcan)
HAL_StatusTypeDef HAL_CAN_Transmit(CAN_HandleTypeDef *hcan, uint32_t Timeout)
CAN init structure definition.
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
HAL_StatusTypeDef HAL_CAN_Receive_IT(CAN_HandleTypeDef *hcan, uint8_t FIFONumber)
HAL_StatusTypeDef HAL_CAN_DeInit(CAN_HandleTypeDef *hcan)
HAL_LockTypeDef
HAL Lock structures definition
void HAL_CAN_RxCpltCallback(CAN_HandleTypeDef *hcan)
CAN filter configuration structure definition.
CAN handle Structure definition.
void HAL_CAN_MspDeInit(CAN_HandleTypeDef *hcan)
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterConfTypeDef *sFilterConfig)
@ HAL_CAN_STATE_BUSY_RX0_RX1
CAN Tx message structure definition.
HAL_StatusTypeDef HAL_CAN_Receive(CAN_HandleTypeDef *hcan, uint8_t FIFONumber, uint32_t Timeout)
@ HAL_CAN_STATE_BUSY_TX_RX1
CAN Rx message structure definition.
uint32_t HAL_CAN_GetError(CAN_HandleTypeDef *hcan)
HAL_CAN_StateTypeDef
HAL State structures definition.
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
void HAL_CAN_TxCpltCallback(CAN_HandleTypeDef *hcan)
HAL_StatusTypeDef HAL_CAN_Transmit_IT(CAN_HandleTypeDef *hcan)
HAL_StatusTypeDef HAL_CAN_WakeUp(CAN_HandleTypeDef *hcan)
@ HAL_CAN_STATE_BUSY_TX_RX0
@ HAL_CAN_STATE_BUSY_TX_RX0_RX1
HAL_CAN_StateTypeDef HAL_CAN_GetState(CAN_HandleTypeDef *hcan)
void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)